

SAMPLE SOLUTION

Indian Institute of Technology Kharagpur

Department of Computer Science and Engineering

Quiz-2, Autumn 2019-20

Computer Organization and Architecture (CS31007)

Students: 108

Date: 3-September-2019

Full marks: 25

Time: 75 minutes

Name	Roll No.

INSTRUCTIONS: This quiz is open book and open notes, but access to the internet via use of smartphones/portable computers is not allowed. Answer in the space provided only. Perform all rough work in blank sheets provided, your rough work will not be evaluated. Use of calculators is allowed. ANSWER ALL QUESTIONS.

1. Apply the Booth multiplication algorithm to multiply two numbers $X = -123$ and $Y = 117$ expressed as signed 2's complement binary numbers. Show all steps in detail. [8]

$X = -123 = (10000101)_2$, $Y = 117 = (01110101)_2 \Rightarrow -Y = (10001011)_2$'s comp.			
Step No.	Action.	Accumulator (8bits)	Q (9bits)
0.	initialize	0000 0000	100001010
1.	A-Y R.S.	1000 1011 1100 0101	100001010 110000101
2.	A+Y R.S.	0011 1010 0001 1101	110000101 011000010
3.	A-Y R.S.	1010 1000 1101 0100	011000010 001100001
4.	A+Y R.S.	0100 1001 0010 0100	001100001 100110000
5.	R.S.	0001 0010	010011000
6.	R.S.	0000 1001	001001100
7.	R.S.	0000 0100	100100110
8.	A-Y R.S.	1000 1111 1100 0111	100100110 110010011
$\therefore \text{Product} = (110061111001001)_2$'s comp. = -14391			

- (a) Consider a magnetic hard disk with the following parameters: Average seek time 10 ms; Rotation rate 5400 RPM; Transfer rate 3.5 MB/second; number of sectors per track 60; Sector size 512 bytes; Controller overhead 6.0 ms. Calculate: (i) the average time to read a single sector, and, (ii) the average time to read 8 KB in 16 consecutive sectors in the same cylinder. [4]

i) Average time to read a single sector = ~~rotational delay~~
 = Seek time + rot. latency + transfer time + Controller overhead

$$= 10 \text{ ms} + \frac{1/2}{(5400/60)} \times 10^3 \text{ ms} + \frac{1/2 \text{ KB}}{(3.5 \times 1024) \text{ KB/s}} \times 10^3 \text{ ms} + 6.0 \text{ ms}$$

$$= 10 \text{ ms} + 5.56 \text{ ms} + 0.14 \text{ ms} + 6.0 \text{ ms} = \boxed{21.70 \text{ ms}}$$

ii) Only the transfer time would be affected.
 $\therefore \text{time required} = (10 + 5.56 + 0.14 \times 8 + 6) \text{ ms} = \boxed{22.68 \text{ ms}}$

- (b) Two (nk) -bit numbers $A = a_{nk}a_{nk-1} \dots a_1$ and $B = b_{nk}b_{nk-1} \dots b_1$ are being added using the following scheme. The bits are partitioned into n groups, each group consisting of k bits. For each group of k bits, an ideal carry lookahead adder (CLA), implemented as two-level AND-OR circuit, is employed to compute the sum. These (n) of them CLA adders are then serially cascaded as in ripple-carry adders. Estimate the hardware cost and delay of the proposed adder in terms of n and k . [4]

For each CLA block with " k " ~~adder~~ bit processing ability, delay is $O(1)$, cost is $O(k^3)$, assuming ideal CLAs.
 \therefore for whole adder, Cost is $O(nk^3)$, delay is $O(n)$.




Figure 1: Adder without XOR.

2. Designer *XOR-HATER* hates XOR gates. Hence, he was faced with a challenge when he was asked to design a full-adder, as the *sum* bit is essentially an 3-input XOR function. He finally came up with the circuit shown in Figure-1 as the solution, which does not use any XOR gate. Determine the Boolean functions $f_1()$ and $f_2()$. [9]

K-map of cout:

Grouping the 0's, $\text{Count} = a'b' + b'cin + cin'a' = f_1()$
 Now, "Sum" of a full adder is basically the 3-bit odd parity detector.
 $\therefore \text{Sum} = abcin + ab'cin + a'bcin + a'b'cin$

$$= \overline{abcin + b'cin(a+b+cin) + cin'a'(a+b+cin) + a'b'(a+b+cin)}$$

$$= \overline{abcin + (a+b+cin)cout} = f_2()$$