Von - Nevmann Arshitecture (1947): Princeson Anchtecture Fetch - Decade - Execute Cycle:

a) frogram contar ponts to the present enstruction to be fatched.

b) Bits in the register "control" the subsequent actions.

c) fetch the next instruction a continue.

Stored program soncept.

a) Same physical many to save instructions and data Instruction fetch à data transfer cannot be done simultaneauty

b) need 2 clock eycles.


# NOTE: Hard disk is treated as an 1/0 denice & NOT memory. as more are computers without hard disk.

A basic block of code has no jump or branch unsbructions averages size = 6-tinétructions en sher words every 6th or 7th instruction is a branch or jump.

Von - Neumann Bottleneck:

Time spent in memory access territor performance. (as same memory in used for program & data)

CPV




note an 18Mb cache is not preferred over 2, 10 cache and 8 cache the more the cache size, the man the line to search

To avaid the bottleneck, later whilechnes restrict aparands to registers

MIPS processor has 32-bet register.

MIRS does not have cache menory MIPS every rashucion is 4 begles. .. program career encueses by 4.



by default pc (program conter) advance by steps of be. best if it encounters a jump, the cantral unit takes it to 5000.

1000 +4 > 1004 Corhol Unil 5000

Branchy does not take an entra clock cycle

enstructions on signed enlègnes DIFF from unsigned volyn 2 sources one destination

add a, b, c # a gets b+c All authoretic operations have this form

compiled MIRS code:


# lamp to = g+h add to , g, h # temp +1: i+) add ti, i, i sub f, to, t1 # temp f = to-t1=

c code:

f = (g +h) - (i+j)

expendions occur on data already present en orgisters. .. we need to do register bunden MIPS has 32×32-bit register file Numbered 0 to 31

32 - bit data colled a "word"



```
Loop - AI (addram)
12-bne $t1, free, Loop
                    this contains Az + 4 - A)
                      and not the entire address y Lo.
                   b/c Loop address = 32 hils
                      space in beg for Loop ~ 16 bits
NOTE: Shant ( stuff and.) has 5 bils
      as me can shift by manunuis 0-31 positions
slight night cause problem en sign ?
  unconditional jump to construction dobelled LL
j 11
C Code:
 while ( save [i] :=k) (+=1)
  ( checks whether all elements of away "save" are
  equal to k)
compiled mils code:
                                  $ + 1 = 0 × 4 = address of
     see et1, £53, 2
        add $t1, $t1, $56
         lw $t0,0($t1)
                                d to = Mem [$t1 +0]
         bne $to, $5, Exit
                                $41 = $53×4=4
         addi $53, $53, 1
                                St1 = 4 same Fil
          1 Loup
     Erit.
                                    and so or
```

To sheek amellier 2 32-bit nois one equal; between XOR the 2 numbers: Take NOR of all bils in the 32 bit xor value. if NOR = 1 then if xor value = 0 and both now me equal Note: hardware for <, > is slaver than =, 7 that is why no bet, but etc. -> small megaline members en 2's complament Dook Wice lage numbers is unsigned. It array bond = 15 inden = 16 syned nubbraction main ()

| '> fl U > non-leaf procedure

( f2() -> real procedure jal f2 jr fra stones address of instinction to pump to mext to the one it has to jump to in fra (nature address) in fra jal f2)

fact:

addi \$cq, \$sp, -8

sw \$ra, 4(\$sp)

sw \$a0, 0(\$sp)

seti \$t0, \$a0, 1

bed \$t0, \$zero, \$L1

addi \$v0, \$zero, 1

addi \$sp, \$sp, 8

jo \$ra

11: addi \$a0, \$a0, -1

jàl fact

luo \$a0, 0(\$SP)

luo \$ma, 4(\$SP)

addi \$cp, \$SP, 8

mul \$vo, \$a0, \$vo


jv \$va

void Many strepy (chan \* dest, chan "mi)

shile (\* dest ++ = "src++);

for use s register, froist save its previous neller
somewhere and then after all computations are supported and supported

After and of - function, when stack pointer returns to original position, the merry stored in the registers NOT destroyed. dosnip table (LUT) audically, all aspirlan are macky tere some, except & zero ori \$11, \$12, 0x2121 branch Addressing: op rs rt compar or address NOTE: : all address are Jump addressing: ??



Addressig mode

a) humedialt addressing

a) Register addressing

() lw, sw, lh, sh ; lase addressing

d) PC relative addressing branch anditionals

e). Pseudodnect addressing; jump (unconditional) HHHHHH 26 bit -> left stufted, Holler initially continued with 4 bits of P.C.

MIPS E RISC: Reduced Instruction set computer.

x86 € CISC: Complex Instruction set computers

Major deference: MIPS has lesser addressing modes
meterestingly CISC come before RISC

(but they were bulky & seno)

pipolining / superscalar, muticire

```
NOTE: MIRS eno only global regester
        i. for receivering, you need to some on a stack
                   if more agaments, ruse an array to
  NOTE: $40 -. $43
                                         DO NOT use of work but
(it will work but
(is not recommeded)
Q. Implement the following C code in MIPS:
      intfib (intn) {
          ig (n<=1)
return n;
          else return fib(n-1) + fib(n-2);
                               $ a1 = array
$ a2 = argument
$ a5 = 1
          addi $sp, $sp, -12
          sw $ ra, 0($sp)
sw $ a2, 4($sp)
           Ma ta2, $a3, recurse &
            more $10, $ a2
             jr fra
        recurse: $to, 4($sp)
            add $to,$to,-1
               ) al Fib 8 (45P) sw $101
              jal fib
               dus ato, 4(dsp)
add dto, 4to, 5to
mon daz, 4to
```

```
des $11,8($SP)

add $10,$10,$11

lw $179,0($SP)

addi $5P,$5P,12

jr $10
```

(2): func:

addi \$to, \$zero, 1
addi \$vo, \$zero, 1

beg at1, \$zero, Exit

addi \$to, \$to, 1

Exit:

jr gra

int func (vitao)

 $\begin{cases} \text{ wit } do = 1 \\ \text{ out } vo = 1 \end{cases}$ 

for ( to = 1; to = a0, +++0)

( vo = vo \* to )

3

return yo;

Scanned by CamScanner

I set less than or equal to

```
motivultions per Clock Cycle (IPC)
    IPC annage number of enstructions executed por clock
   for processors with a single execution unit, IPC | mm=1
    In praetice, IPC is always < 1
       CPI = 1 ; CPI | ideal = 1, CPI | admit > 1
                                TPC = 0.8
    chole cyais pur instruction
   increase IPC (and thus decrease CPI)
   goal of COA:
   I we have super-sealar processors!!

we will get bottler processors!!
 Executed line of a program (P).
a) P has machine level instructions (IC - instruction count)
b) CPI: average clock cycles per enstruction
    : CPU-Line = 10 × CPI × CCT (units (equal to units)
() CCT: clove vyde lime.
   humans can distiguish b/w only events which are atteast
  10 millire conds apart.
             En cro: 10 × CPIX CCT
             CCT > competery dependent on Technology

10 > better Ayonillam / compiler
              CPI -> reduce clock ey des
             poner = Capacitani don' x Voltage 2 X Frequency
    In cross IC Tech:
```

(Millions of motuctions per second) MIPS = # of husbackies executed Ex cpv \* 106 Rejuled as Enlaps -> 5 times # of instruction -> 5 time Each einstruction of it class: CPI; # of clock eyeles to encent Wote: Just hotal no. of unstructions does not help, as some enseructions may take up more time than others. Amdahl's law: ("Low of diminiship Returns") (as speedup is not CPUS) Time taken to execute a program using me CPU = T Time taken to execute the program woung in CPUS=Ty : Speedup = Ti ; Time to excertle parallelizable port = f Time to execute non parallebitable s for one processor situation, let (normalized) S+P-1 T, = PTS; Tn = P +5 Speedup n: P+S = 1 s+P= 1 (s+P=1 [normalial] : din Speedup = 1

more forward/backward together reading & meiling Crappens simultaneously together Caridirectional ble of the controller (the algorithmis every complen & SATA: (Suid) Advanced Technology Attachment SCSI: Small computer system Interface. on an average, half the reight of a track to be votated to access data.

on an average, arm wisenby moves half the radius of disk Skuzy > Iscarce (fromunciation!()

Physical namny to some instructus & data Institution fetch & data cycle, 2 sep. Clock cycle

Ino. de code

Ino. de code

Opend fetal Von veuman

Execute

Result Store

Next Institution

Bottlenech, memory access takes lines nos, operando stored en registers

CONDITION DRAM

CPU Sec Menons - Floppy, CD, HDD

To The Transman - Floppy, CD, HDD

Tertiain menony \_ KAID, Tap Redulant Array

separate hus for date & instruction troupe disks if not separate, then also

Respone affected by:

Harried Brelitectine

Mg: - no. of openell (IC & possibly CPI)

Ment Luprage / Coupler / Meditective:

No. of instruction enecuted pero openelle

Processor & memory orgalen

How foot instruction enecuted


110 system (includy OS)


How Jose 10 opens enecuted

Response live, two for one specale viel. 1/0, 0.5, C.PO Throughpart: work doe / with lime performan & 1 M/c level progre P. Free. tim = 1C x CP1 x CC7 ag. Clock eydes clock cycle 'be of COV tio) Instruct CPU line & CPU Noch yell x CCT Hardware desyrer mestoften trade off clock rate against Reduce no Jakok cyclis increase clock vale egole ant 1.2x. 22x(.T. 6 3.4 5 = 2.5 humain cont Code met No Clothe Cycles = 1 C X Cycles per historican By. cyans P.I. clock eyel = \(\frac{1}{2}\) (\(\colon\) (\(\colon\) (\(\colon\)) (\(\ cpl = \(\tilde{\Sigma}\) \(\left(\col\)\) \(\tilde{\col\}\) \(\tilde{\col\}\) \(\tilde{\col\}\)

ICXCPIXCCT Algo: a IC & CPI Kropang Lyppe, 1 C & CP 1 Comple: 1C & CP1 1 Robustion set aneuterlui: 10, CPI, CCT. CPI: menery hierarchy, propeling CCTI egic derpn, teamology MIPS: Millions of modernies pur second 100 bullian b Exec. trè 1 P vi sec × 10 purer 2 Capacilius Load X Voltage X Fray Exec. line best perforance mean use parallelin to impose prepare is any forer wall: min volge and einet heat removal name limited Extime new = Extime out [ (1 - Practive entres). + speedy speedup (overell) = Extime and Perf. new Perf. New

MIPS; bip endedy MSB at least aldress of word R- fanet op rs rt rd sharnt fune 6 5 5 5 ( (enleids operado) op 13 rt court/adden 6 5 5 16 7 fffff chen gene Suprana dala sel : says less logs STI: Net ugh byrial Stalic dute and \$10, dt1, ft2 12 |0 0 11 0 1 11 00 t1 |11 1 1 0 0 00000 to 0011 or or include lits nor \$to, \$t1, fres : not banic beach. no wand (except ded) no branch byst (except at beging set rd, rs, 14 rd=1 if 15 C16 lui 011 elti rd, rs, contac st sto, ksi, tse Hsics ( better the belt ) In if to , zero, L broad to L





Overflow Bid

for 20 complement number addition, usually Cour is discarded. However, cow is useful in letecting only overflos: 2 no.s of same sign are added but the result of opposite sign.

201-124-124-1 + 201-124-124-124-1 to select onestons

Tent soot definition OU = Cn + Cn +

sometime co-, is not available outside to chip then we can do the Jollowing:

Gn-1 = 2cn-1 @ yn+ @ Cn-1

Cn-1 = Sn-1 (+) Mn-1 (+) Mn-1

( = ningi + ( - ( - ni + yi)


Carry Lookahead Adder (CLA)

Idea; unvoll G' recurence relation to remove rumbers. But -dependency on C1, C2, ..., Ci-1. numbers. But not feasible fifthe practically.

g. des xi yi g:=1 => i-th stage Carry Generate a generated a carry of its own Pi= ni + y1 Pi=1 => ith stage Citi: gi+ ci Pit aman will propagate the ilp carry G to Citi Absorb . ai = 7: yi On an average cavery propagalters occurs in length 2, desn't o cowe when ni, opi = 0,0 carry select Adders / conditional seem Adders. Melination O(lg (n)) delay for n-bit addelion seent Kung (early 1980's) way old Kogge stone (19701) s = a⊕b⊕ cin Cow = ab + Cin (a + b) ne-express in terms of to enable legic shaving with s. ab = (a'b' + ab). a = (a @b).a Cout = (a+6) a + cin (a+6) [1/2-1] [k-1] = Cx k- bit adder (k-1) Cu | Cu : 0 Cow = Ck [h-1] Gut: Ce Cu: 1

Jeneale Cu for both Cx =0 & Cx = 1 famoly saled the correct o/p resign a 2:1 MOX and  $\frac{c_k}{z}$  as select line. : T(4) = T( k/2) + e till in leaf notes, we'll find how Si = n; ⊕ M; ⊕ Ci ⇒ Sila=0 = 24 ® Yi => Sill Gil Ri Digi Citi = 2,74. 4 Ci=0 = ni+ mi if Ci= 1

enercui 2 evel unvellip virg 4 <u>k</u>-bet redders NOTE: all his is love as ripple carry dakes a lot of line · Carry some adders: Goal: Assuming I have a fast carry-Loakahead adder with logerithmic delay which I call " togarithmic CLA" (gives O(lgn) delay for n-bit addition ) I will add m numbers each of n-bits in line O( lym lyn) Nu Hales O ( Maries of moles) S = (x+y+2) 1.10 C: (n: + y: + zi)/10



Scanned by CamScanner