#### Code Generation

Pralay Mitra Partha Pratim Das

## TAC to TC Scope & Overview

TAC Optimization
Memory Binding

Register Allocation Assignment Code Translation Target Code

TAC to Assembly

## Module 07: CS31003: Compilers: Target Code Generation (TAC $\rightarrow$ TC)

### Pralay Mitra Partha Pratim Das

Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

pralay@cse.iitkgp.ac.in ppd@cse.iitkgp.ac.in

October 14, 2019



## Target Code Generation Overview

### Code Generation

Pralay Mitra Partha Pratim Das

## TAC to TC Scope & Overview

Steps
TAC Optimization
Memory Binding
Register Allocation
Assignment

Target Code Optimization

TAC to Assembly

## **Target Code Generation**

## Target Code Generation – Scope

#### Code Generation

Pralay Mitra Partha Pratim Das

## TAC to TC Scope & Overview

TAC Optimization
Memory Binding
Register Allocation
Assignment
Code Translation
Target Code

- Target Machine: x86-32 bits
- Input
  - Symbol Tables
  - Table of Labels
  - Table of Constants
  - Quad Array of TAC
- Output
  - List of Assembly Instructions
  - External Symbol Table and Link Information
- No Error / Exception Handling

## Target Code Generation Steps - Summary

#### Code Generation

Pralay Mitra Partha Pratim Das

TAC to TC
Scope & Overview
Steps
TAC Optimization
Memory Binding
Register Allocation
Assignment
Code Translation

- TAC Optimization
- Memory Binding
  - Generate AR from ST memory binding for local variables
  - Generate Static Allocation from ST.gbl memory binding for global variables
  - Generate Constants from Table of Constants
  - Register Allocations & Assignment
- Code Translation
  - Generate Function Prologue
  - Generate Function Epilogue
  - Map TAC to Assembly Function Body
- Target Code Optimization
- Target Code Management
  - Integration into an Assembly File
  - Link Information Generation for multi-source build

## TC Generation Steps – TAC Optimization

#### Code Generation

Pralay Mitra Partha Pratim Das

TAC to TC

Scope & Overview
Stens

TAC Optimization
Memory Binding
Register Allocation of
Assignment
Code Translation
Target Code

TAC to Assembl

### Optimize TAC

- Peep-hole Optimization
  - Elimination of Useless Temporary
  - Eliminating Unreachable Code
  - Flow of Control Optimization
  - Algebraic Simplification & Reduction of Strength
- Common Sub-expression Elimination
- Constant Folding
- Dead-code Elimination

## Example: Vector Product

```
Code
Generation
```

Pralay Mitra Partha Pratim Das

TAC to TC Scope & Overviev Steps

TAC Optimization Memory Binding Register Allocation Assignment Code Translation

TAC to

```
int a[5], b[5], c[5];
int i, n = 5;

for(i = 0; i < n; i++) {
    if (a[i] < b[i])
        c[i] = a[i] * b[i];
    else
        c[i] = 0;
}
return;</pre>
```

```
// int i. n = 5:
100: t1 = 5
101: n = t1
// for(i = 0: i < n: i++) {
102: t2 = 0
103: i = t2
104: if i < n goto 109 // T
105: goto 129 // F
106: t3 = i
107: i = i + 1
108: goto 104
// if (a[i] < b[i]) {
109: t4 = 4 * i
110: t5 = a[t4]
111: t6 = 4 * i
112: t7 = b[t6]
113: if t5 < t7 goto 115 // T
114: goto 124 // F
```

```
// c[i] = a[i] * b[i]:
115: t8 = 4 * i
116: t9 = c + t8
117: t10 = 4 * i
118: t11 = a[t10]
119: t12 = 4 * i
120: t13 = b[t12]
121: t14 = t11 * t13
122: *t9 = t14
123: goto 106 // next
// c[i] = 0:
124: t15 = 4 * i
125: t16 = c + t15
126 \cdot +17 = 0
127: *t16 = t17
// }
128: goto 106 // for
// return:
129: return
```

## Example: Vector Product: Peep-hole Optimization

#### Code Generation

Pralay Mitra Partha Pratim Das

TAC to TC

Scope & Overview

Steps

TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation
Target Code

TAC to

Peep-hole optimization and potential removals are marked. Recomputed quad numbers are shown:

```
// int i. n = 5:
     100: t1 = 5 XXX
100: 101: n = 5 <=== def-use
     // for(i = 0: i < n: i++) {
     102: t2 = 0 XXX
101: 103: i = 0 <=== def-use
102: 104: if i < n goto 109 // true exit
103: 105: goto 129 // false exit
     106: t3 = i <=== Unused XXX
104: 107: i = i + 1
105: 108: goto 104
     // if (a[i] < b[i]) {
106: 109: t4 = 4 * i // strength reduction
107: 110: t5 = a[t4]
108: 111: t6 = 4 * i // strength reduction
109: 112: t7 = b[t6]
110: 113: if t5 >= t7 goto 124 <=== Jmp-over-Jmp
     114: goto 115 XXX
```

```
// c[i] = a[i] * b[i]:
111: 115: t8 = 4 * i // strength reduction
112: 116: t9 = c + t8
113: 117: t10 = 4 * i // strength reduction
114: 118: t11 = a[t10]
115: 119: t12 = 4 * i // strength reduction
116: 120: t13 = b[t12]
117 \cdot 121 \cdot \pm 14 = \pm 11 * \pm 13
118: 122: *t9 = t14
119: 123: goto 106 // next exit
     // c[i] = 0:
120: 124: t15 = 4 * i // strength reduction
121: 125: t16 = c + t15
     126 \cdot +17 = 0 XXX
122: 127: *t16 = 0 <=== def-use
     // } // End of for loop
123: 128: goto 106
     // return:
124: 129: return
```

## Example: Vector Product: Peep-hole Optimization

#### Code Generation

Pralay Mitra Partha Pratim Das

TAC to TC

Scope & Overvier

TAC Optimization

Memory Binding

Assignment

Code Translation

Optimizati

### On removal and reduction:

```
100: n = 5
101: i = 0
102: if i < n goto 106
103: goto 124
104: i = i + 1
105: goto 102
106: t4 = i << 2
107: t5 = a[t4]
108: t6 = i << 2
109: t7 = b[t6]
110: if t5 >= t7 goto 120
```

```
111: t8 = i << 2
112: t9 = c + t8
113: t10 = i << 2
114: t11 = a[t10]
115: t12 = i << 2
116: t13 = b[t12]
117: t14 = t11 * t13
118: *t9 = t14
119: goto 104
120: t15 = i << 2
121: t16 = c + t15
122: *t16 = 0
123: goto 104
124: return
```

## TC Generation Steps – Memory Binding

#### Code Generation

Pralay Mitra Partha Pratim Das

TAC to TC
Scope & Overview
Steps

TAC Optimization

Memory Binding

Register Allocatio Assignment Code Translation

TAC to

• Generate AR from ST – memory binding for local variables

```
int Sum(int a[], int n) {
                                 Sum:
                                          s = 0
    int i, s = 0;
                                          i = 0
    for(i = 0: i < n: ++i) {
                                 1.0:
                                          if i < n goto L2
                                          goto L3
        int t;
        t = a[i];
                                 L1:
                                          i = i + 1
        s += t:
                                          goto LO
                                 L2:
                                          t1 = i * 4
                                          t 1 = a[t1]
    return s:
                                          s = s + t 1
                                          goto L1
                                 L3:
                                          return s
```

Symbol Table				Activation Record					
a	int[]	param	4	0	t1	int	temp	4	-16
n	int	param	4	4	$t_{-}1$	int	local	4	-12
i	int	local	4	8	s	int	local	4	-8
s	int	local	4	12	i	int	local	4	-4
$t_{-}1$	int	local	4	16	a –	_ int[]	param	<sup>-</sup> 4	
t1	int	temp	4	20	n	int	param	4	+12

4 D > 4 A > 4 B > 4 B >

## TC Generation Steps – Memory Binding

#### Code Generation

Pralay Mitra Partha Pratim Das

TAC to TC
Scope & Overview
Steps
TAC Optimization

Memory Binding
Register Allocation
Assignment
Code Translation
Target Code
Optimization

- Generate Static Allocation from ST.gbl memory binding for global variables
  - Use DATA SEGMENT
- Generate Constants from Table of Constants
  - Use CONST SEGMENT
- Create memory binding for variables register allocations
  - After a load / store the variable on the activation record and the register have identical values
  - Register allocations are often used to pass int or pointer parameters
  - Register allocations are often used to return int or pointer values

# TC Generation Steps – Register Allocation & Assignment

### Code Generation

Pralay Mitra Partha Pratim Das

```
TAC to TC
Scope & Overviev
```

TAC Optimization
Memory Binding
Register Allocation &
Assignment

Code Translatio

```
    DEF-USE / Liveness Analysis / Interval Graph

    000:
                                   // a, n
    001:
                                   // a, n, s
    002:
                                   // a, n, s, i
    003: LO: if i < n goto L2
                                   // a, n, s, i
    004:
             goto L3
                                   // a, n, s, i
    005: L1:
             i = i + 1
                                   // a, n, s, i
                                   // a, n, s, i
    006:
             goto LO
    007: L2: t1 = i * 4
                                   // a, n, s, i, t1
    008:
             t_1 = a[t1]
                                   // a, n, s, i, t1, t<sub>1</sub>
    009:
             s = s + t 1
                                   // a, n, s, i, t_1
    010:
                                   // a, n, s, i
             goto L1
    011: L3: return s
          t1
          t_1
```

# TC Generation Steps – Register Allocation & Assignment

#### Code Generation

Pralay Mitra Partha Pratim Das

TAC to TC
Scope & Overview
Steps
TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation
Target Code
Outputsives

TAC to

Using a linear scan algorithm one can allocate and assign registers:

- 1 Perform DFA to gather liveness information. Keep track of all variables' live intervals, the interval when a variable is live, in a list sorted in order of increasing start point (this ordering is free if the list is built when computing liveness). We consider variables and their intervals to be interchangeable in this algorithm.
- 2 Iterate through liveness start points and allocate a register from the available register pool to each live variable.

## TC Generation Steps – Register Allocation & Assignment

#### Code Generation

Pralay Mitra Partha Pratim Das

TAC to TC
Scope & Overview
Steps
TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation
Target Code

TAC to

- 3 At each step maintain a list of active intervals sorted by the end point of the live intervals. (Note that insertion sort into a balanced binary tree can be used to maintain this list at linear cost). Remove any expired intervals from the active list and free the expired interval's register to the available register pool.
- 4 In the case where the active list is size R we cannot allocate a register. In this case add the current interval to the active pool without allocating a register. Spill the interval from the active list with the furthest end point. Assign the register from the spilled interval to the current interval or, if the current interval is the one spilled, do not change register assignments.

## TC Generation Steps - Code Translation

#### Code Generation

Pralay Mitra Partha Pratim Das

TAC to TC
Scope & Overview
Steps
TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation

- Generate Function Prologue few lines of code at the beginning of a function, which prepare the stack and registers for use within the function
  - Pushes the old base pointer onto the stack, such that it can be restored later.
     push ebp
  - Assigns the value of stack pointer (which is pointed to the saved base pointer and the top of the old stack frame) into base pointer such that a new stack frame will be created on top of the old stack frame.
    - mov ebp, esp
  - Moves the stack pointer further by decreasing its value to make room for variables (i.e. the function's local variables). sub esp, 12
  - Save the registers on the stack by push push esi



## TC Generation Steps - Code Translation

#### Code Generation

Pralay Mitra Partha Pratim Das

TAC to TC
Scope & Overview
Steps
TAC Optimization
Memory Binding
Register Allocation &
Assignment
Code Translation

Target Code Optimization

TAC to Assembl

- Generate Function Epilogue appears at the end of the function, and restores the stack and registers to the state they were in before the function was called
  - Restore the registers from the stack by pop pop esi

pop ebp

- Replaces the stack pointer with the current base (or frame) pointer, so the stack pointer is restored to its value before the prologue mov esp, ebp
- Pops the base pointer off the stack, so it is restored to its value before the prologue
- Returns to the calling function, by popping the previous frame's program counter off the stack and jumping to it ret 0

## TC Generation Steps – Code Translation

#### Code Generation

Pralay Mitra Partha Pratim Das

TAC to TC Scope & Overview

Steps
TAC Optimization
Memory Binding
Register Allocation a

Code Translation

- Map TAC to Assembly
  - Choose optimized assembly instructions
  - Algebraic Simplification & Reduction of Strength
  - Use of Machine Idioms

## TC Generation Steps – Target Code Optimization

#### Code Generation

Pralay Mitra Partha Pratim Das

## TAC to TC

Scope & Overview Steps

Memory Binding

Register Allocation Assignment

Target Code Optimization

TAC to

- Optimize Target Code
  - Eliminating Redundant Load-Store
  - Eliminating Unreachable Code
  - Flow of Control Optimization

## TC Generation Steps – Target Code Management

#### Code Generation

Pralay Mitra Partha Pratim Das

## TAC to TC

icope & Overviev

TAC Optimizatio

Memory Binding

Code Trans

Target Code Optimization

- Integration into an Assembly File
- Link Information Generation for multi-source build

## TAC to Target Assembly Mapping

### Code Generation

Pralay Mitra Partha Pratin Das

### TAC to TC

Scope & Overvie

TAC Optimization

Memory Binding

Assignment

Code Translation

Optimization

TAC to
Assembly

## **Code Mapping**

## Code Mapping – Unary, Binary & Copy Assignment

#### Code Generation

Pralay Mitra Partha Pratin Das

TAC to TC Scope & Overview Steps

TAC Optimization Memory Binding Register Allocation Assignment Code Translation Target Code

TAC to Assembly

#### int a. b. c:

TAC	x86	Remarks
a = 5	mov DWORD PTR _a\$[ebp], 5	mov r/m32,imm32: Move imm32 to r/m32.
a = b	mov eax, DWORD PTR _b\$[ebp]	mov r32,r/m32: Move r/m32 to r32.
	mov DWORD PTR _a\$[ebp], eax	mov r/m32,r32: Move r32 to r/m32.
a = -b	mov eax, DWORD PTR _b\$[ebp]	neg r/m32: Two's complement negate r/m32.
	neg eax	
	mov DWORD PTR _a\$[ebp], eax	
a = b + c	mov eax, DWORD PTR _b\$[ebp]	add r32, r/m32: Add r/m32 to r32
	add eax, DWORD PTR _c\$[ebp]	
	mov DWORD PTR _a\$[ebp], eax	
a = b - c	mov eax, DWORD PTR _b\$[ebp]	sub r32,r/m32: Subtract r/m32 from r32.
	sub eax, DWORD PTR _c\$[ebp]	
	mov DWORD PTR _a\$[ebp], eax	
a = b * c	mov eax, DWORD PTR _b\$[ebp]	imul r/m32: EDX:EAX = EAX * r/m doubleword.
	imul eax, DWORD PTR _c\$[ebp]	
	mov DWORD PTR _a\$[ebp], eax	
a = b / c	mov eax, DWORD PTR _b\$[ebp]	cdq: EDX:EAX = sign-extend of EAX. Convert Dou-
	cdq	bleword to Quadword
	idiv DWORD PTR _c\$[ebp]	idiv r/m32: Signed divide EDX:EAX by r/m32, with
	mov DWORD PTR _a\$[ebp], eax	result stored in $EAX = Quotient$ , $EDX = Remainder$ .
a = b % c	mov eax, DWORD PTR _b\$[ebp]	
	cdq	
	idiv DWORD PTR _c\$[ebp]	
	mov DWORD PTR _a\$[ebp], edx	

# Code Mapping – Unconditional & Conditional Jump

#### Code Generation

Pralay Mitra Partha Pratim Das

TAC to TC Scope & Overviev

Steps
TAC Optimization
Memory Binding
Register Allocation
Assignment
Code Translation
Target Code

TAC	×86	Remarks
goto L1	jmp SHORT \$L1\$1017	jmp rel8: Jump short, relative, displace-
		ment relative to next instruction.
		Mapped target address for L1 is \$L1\$1017.
if a < b goto L1	mov eax, DWORD PTR _a\$[ebp]	cmp r32,r/m32: Compare r/m32 with r32.
	cmp eax, DWORD PTR _b\$[ebp]	Compares the first operand with the sec-
	jge SHORT \$LN1@main	ond operand and sets the status flags in the
	jmp SHORT \$L1\$1018	EFLAGS register according to the results.
	\$LN1@main:	jge rel8: Jump short if greater or equal
		(SF=OF).
		Input label L1 transcoded to \$L1\$1018 and
		new temporary label \$LN1@main used.
if a == b goto L1	mov	jne rel8: Jump short if not equal (ZF=0).
	eax, DWORD PTR _a\$[ebp]	
	cmp	
	eax, DWORD PTR _b\$[ebp]	
	jne SHORT \$LN1@main	
	jmp SHORT \$L1\$1018	
	\$LN1@main:	
if a goto L1	cmp DWORD PTR _a\$[ebp], 0	je rel8: Jump short if equal (ZF=1).
	je SHORT \$LN1@main	
	jmp SHORT \$L1\$1018	
107.7	\$LN1@main:	
ifFalse a goto L1	cmp DWORD PTR _a\$[ebp], 0	
	jne SHORT \$LN1@main	
	jmp SHORT \$L1\$1018	
	\$LN1@main:	

## Code Mapping – Function Call & Return

#### Code Generation

Pralay Mitra Partha Pratim Das

## TAC to TC Scope & Overvie

Steps
TAC Optimization
Memory Binding
Register Allocation
Assignment
Code Translation
Target Code

int f(int x, int y, int z) $\{ \text{ int } m = 5; \text{ return } m; \}$
int a, b, c, d;
d = f(a, b, c);

TAC	x86	Remarks
param a	mov	push r32: Push r32. Decrements the stack
param b	eax, DWORD PTR _c\$[ebp]	pointer and then stores the source operand
param c	push eax	on the top of the stack.
d = call f, 3	mov	call rel32: Call near, relative, displacement
	eax, DWORD PTR _b\$[ebp]	relative to next instruction. Saves proce-
	push eax	dure linking information on the stack and
	mov	branches to the procedure (called proce-
	eax, DWORD PTR _a\$[ebp]	dure) specified with the destination (target
	push eax	operand.
	call _f	•
	add esp, 12; 0000000cH	Adjust the stack pointer back (for parame
		ters)
	mov	Return value passed through eax
	DWORD PTR _c\$[ebp], eax	
In f()	push ebp	Save base pointer & set new base pointer
	mov ebp, esp	
return m	mov	pop r/m32: Pop top of stack into m32; in
	eax, DWORD PTR _m\$[ebp]	crement stack pointer.
	mov esp, ebp	ret imm16: Near return to calling proce
	pop ebp	dure and pop imm16 bytes from stack
	ret 0	

# Code Mapping – Indexed Copy, Address & Pointer Assignment

#### Code Generation

Pralay Mitra Partha Pratim Das

TAC to TC Scope & Overview

TAC Optimization
Memory Binding
Register Allocation
Assignment
Code Translation
Target Code

TAC to Assembly int a, x[10], i = 0, b, p = 0;

TAC	x86	Remarks
a = x[i]	mov edx, DWORD PTR _i\$[ebp]	
	mov eax, DWORD PTR _x\$[ebp+edx*4]	
	mov DWORD PTR _a\$[ebp], eax	
x[i] = b	mov edx, DWORD PTR _i\$[ebp]	
	mov eax, DWORD PTR _b\$[ebp]	
	mov DWORD PTR _x\$[ebp+edx*4], eax	
p = &a	lea eax, DWORD PTR _a\$[ebp]	lea r32,m: Store effective address for n
	mov DWORD PTR _p\$[ebp], eax	in register r32. Computes the effective ad
		dress of the second operand (the source
		operand) and stores it in the first operand
		(destination operand). The source operand
		is a memory address (offset part) speci
		fied with one of the processors address
		ing modes; the destination operand is
		general-purpose register.
	DUIDD DWD AL 1 3	general-purpose register.
a = *p	mov eax, DWORD PTR _p\$[ebp]	
	mov ecx, DWORD PTR [eax]	
	mov DWORD PTR _a\$[ebp], ecx	
*p = b	mov eax, DWORD PTR _p\$[ebp]	
	mov ecx, DWORD PTR _b\$[ebp]	
	mov DWORD PTR [eax], ecx	

## Code Mapping – Unary, Binary & Copy Assignment: double

### Code Generation

TAC to Assembly

#### double a = 1, b = 7, c = 2: CONST SEGMENT

\_\_real@40140000 DQ 040140000r ; 5

\_\_real@40000000 DQ 040000000r : 2

\_\_real@401c0000 DQ 0401c0000r; 7

\_\_real@3ff00000 DQ 03ff00000r ; 1

TAC	×86	Remarks
a = 5	fld QWORD PTRreal@40140000	fld m32fp: Push m32fp onto the FPU register stack.
	fstp QWORD PTR _a\$[ebp]	fstp m32fp: Copy ST(0) to m32fp and pop register
		stack.
a = b	fld QWORD PTR _b\$[ebp]	
	fstp QWORD PTR _a\$[ebp]	
a = -b	fld QWORD PTR _b\$[ebp]	fchs: Change Sign. Complements the sign bit o
	fchs	ST(0). This operation changes a positive value into a
	fstp QWORD PTR _a\$[ebp]	negative value of equal magnitude or vice versa.
a = b + c	fld QWORD PTR _b\$[ebp]	fadd m32fp: Add m32fp to ST(0) and store result in
	fadd QWORD PTR _c\$[ebp]	ST(0).
	fstp QWORD PTR _a\$[ebp]	
a = b - c	fld QWORD PTR _b\$[ebp]	fsub m32fp: Subtract m32fp from ST(0) and store
	fsub QWORD PTR _c\$[ebp]	result in ST(0).
	fstp QWORD PTR _a\$[ebp]	` '
a = b * c	fld QWORD PTR _b\$[ebp]	fmul m32fp: Multiply ST(0) by m32fp and store result
	fmul QWORD PTR _c\$[ebp]	in ST(0).
	fstp QWORD PTR _a\$[ebp]	
a = b / c	fld QWORD PTR _b\$[ebp]	fdiv m32fp: Divide ST(0) by m32fp and store result
	fdiv QWORD PTR _c\$[ebp]	in ST(0).
	fstp QWORD PTR a\$[ebp]	- \-'