

Von - Neumann Architecture (1945): Princeton Architecture

Fetch - Decode - Execute cycle.

- Program counter points to the present instruction to be fetched.
- Bits in the register "control" the subsequent actions.
- Fetch the next instruction & continue.

Stored program concept.

- Same physical memory to save instructions and data
- Instruction fetch & data transfer cannot be done simultaneously need 2 clock cycles.


NOTE: Hard disk is treated as an I/O device & NOT memory.
as there are computers without hard disk.

A basic block of code has ^{usually} no jump or branch instructions
average size = 6-7 instructions
in other words every 6th or 7th instruction is a branch or jump.

Von - Neumann Bottleneck:

Time spent in memory access limits performance.
(as same memory is used for program & data)

CPU



note an 18Mb cache
is not preferred over
2, 10 cache and 8 cache
as the more the cache
size, the more the
time to search


To avoid the bottleneck, later architectures
restrict operands to registers

MIPS processor has 32-bit registers.

MIPS does not have cache memory

MIPS every instruction is 4 bytes.

∴ program counter increases by 4.



by default pc (program counter) advance by steps of 4.

but if it encounters a jump, the control unit takes it to 5000.

1000 $\xrightarrow{+4}$ 1004 $\xrightarrow{\text{Control Unit}}$ 5000

Branching does not take an extra clock cycle

instructions in signed registers DIFF from unsigned values
2 sources one destination

add a, b, c # a gets b + c

All arithmetic operations have this form

Compiled MIPS code:

add t0, g, h # temp t0 = g + h
add t1, i, j # temp t1 = i + j
sub f, t0, t1 # temp f = t0 - t1

C code:

$$f = (g + h) - (i + j)$$

operations occur on data already present in registers. ∴ we need to do register binding

MIPS has 32 x 32-bit register file

Numbered 0 to 31

32-bit data called a "word"

Assembler names:

- 1) \$t0, \$t1 ..., \$t9 for temporary values
- 2) \$s0, \$s1 ... \$s7 for saved variables

Processor → Memory LOAD

Memory → Processor STORE

Direct transfer of data from memory to memory (NOT allowed)
operation on data in memory (NOT allowed)


Register numbers:

\$t0 — \$t7 are reg's 8-15
\$t8, \$t9 are reg's 24-25
\$s0 — \$s7 are reg's 16-23


Immediate operands:

Constant data specified in an instruction
addi \$s3, \$s3, 4 } entire instruction must
5 bit 5 bit 4 } be encoded in
32 bits.

MIPS I - format instruction



MIPS R - format instruction



op : operation code
rs : first source register number
rt : second source register number
rd : destination register number
shamt : shift amount (00000 for now)
funct : function code (extends opcode)

Barrel Shifter

Special diff register!!

Loop — A1 (address)

A2 — bne \$t1, \$zero, Loop.

this contains $A_2 + 4 - A_1$

and not the entire address of Loop

b/c Loop address = 32 bits

space in beg for Loop ~ 16 bits

NOTE: shamt (shift amt.) has 5 bits

so we can shift by maximum 0-31 positions

shift right might cause problem in sign!

j LL

unconditional jump to instruction labelled LL

C Code:

while (save[i] == k) i += 1;

(checks whether all elements of array "save" are equal to k)

compiled MIPS code:

```
Loop:  sll    $t1, $s3, 2
       add    $t1, $t1, $s6
       lw     $t0, 0($t1)
       bne    $t0, $s5, Exit
       addi   $s3, $s3, 1
       j      Loop
```

Exit:

$i = 0$
 $\$s3 = 0$
 i in $\$s3$
 k in $\$s5$
address of
save in
 $\$s6$
 $\$t1 = 0 \times 4 = 0$
 $\$t1 = \$t1 + \$s6$
 $= \&save[0]$
 $\$t0 = Mem[\$t1 + 0]$
 $\$t1 = \$s3 \times 4 = 4$
 $\$t1 = 4 \&save[i]$

and so on

To check whether 2 32-bit nos are equal,
 bitwise XOR the 2 numbers:
 Take NOR of all bits in the 32 bit XOR value.
 if NOR = 1 then ~~if~~ XOR value = 0
 and both nos are equal.


Note: hardware for $<$, \geq is slower than $=$, \neq
 that is why no blt, bgt etc.

→ small negative numbers in 2's complement look like
 large numbers in unsigned.

let array bound = 15

index = 16

bound - index = -1
 signed subtraction



jal f2

↑
 jump and link

jr fra stores address of instruction
 next to the one it has to jump to
 in fra (return address)
 instruction next to jal f2)

fact:

```
addi $sp, $sp, -8
sw   $ra, 4($sp)
sw   $a0, 0($sp)
seti $t0, $a0, 1
beq  $t0, $zero, L1
addi $v0, $zero, 1
addi $sp, $sp, 8
jr   $ra
```

L1:

```
addi $a0, $a0, -1
jal  fact
lw   $a0, 0($sp)
lw   $ra, 4($sp)
addi $sp, $sp, 8
mul  $v0, $a0, $v0
jr   $ra
```


void strcpy(char *dest, char *src)

```
{ while (*dest++ = *src++) ;
}
```

to use a register, first save its previous value somewhere and then after all computations are done, restore its value.



After end of a function, when stack pointer returns to original position, the memory stored in the registers is NOT destroyed.

Lookup table (LUT)



Electrically, all registers are exactly the same, except for zero on $\$t1, \$t2, \$x2, \$x1$

Branch Addressing :



NOTE: mips label addresses all end with 00.

\therefore all address are divisible by 4

$$\therefore \text{offset} = \frac{1000 - 2004}{4}$$

$$= \frac{-996}{4}$$

Jump addressing : ??

| | |
|-------------------------|-------|
| Loop: sll \$t1, \$s3, 2 | 80000 |
| add \$t1, \$t1, \$s6 | 80004 |
| lw \$t0, 0(\$t1) | 80008 |
| bne \$t0, \$s5, Exit | 80012 |
| addi \$s3, \$s3, 1 | 80016 |
| j Loop | 80020 |

Exit:

80024

| | |
|---|------|
| 2 | 2000 |
|---|------|

Addressing mode

- Immediate addressing
- Register addressing
- lw, sw, lh, sh ; base addressing
- PC relative addressing branch conditionals
- Pseudodirect addressing ; jump (unconditional) ~~jump~~ or jal

26 bit initially → left shifted, ~~shifted~~
 ↓
 concatenate with 4 bits of P.C.

MIPS ∈ RISC : Reduced Instruction set computers.

x86 ∈ CISC : Complex Instruction set computers.

Major difference: MIPS has lesser addressing modes
 interestingly CISC came before RISC

↓
 (but they were bulky & slow)

• pipelining / superscalar, multicore

NOTE: MIPS has only global registers

∴ for recursion, you need to save on a stack.

NOTE:

arguments: \$a0 -- \$a3
if more arguments, use an array to store & retrieve from memory.

DO NOT use \$t
(it will work but is not recommended)

Q. Implement the following C code in MIPS:

```
int fib (int n) {  
    if (n <= 1)  
        return n;  
  
    else  
        return fib(n-1) + fib(n-2);  
}
```

→

fib:
 \$ a1 = array
 \$ a2 = argument
 \$ a3 = 1
 addi \$sp, \$sp, -12
 sw \$ra, 0(\$sp)
 sw \$a2, 4(\$sp)
 ~~move~~ \$a2, \$a3, recurse
 move \$v0, \$a2
 jr \$ra

recurse:
 lw \$t0, 4(\$sp)
 addi \$t0, \$t0, -1
 move \$a2, \$t0
 jal fib
 sw \$v0, 8(\$sp)
 lw \$t0, 4(\$sp)
 addi \$t0, \$t0, -2
 move \$a2, \$t0
 jal fib

```

lw $t1, 8($sp)
add $v0, $v0, $t1
lw $ra, 0($sp)
addi $sp, $sp, 12
jr $ra

```

(2) :

func:

```

addi $t0, $zero, 1
addi $v0, $zero, 1

```

Loop:

```

sle $t1, $t0, $a0
beq $t1, $zero, Exit
mul $v0, $v0, $t0
addi $t0, $t0, 1
j Loop

```

→ set less than or equal to

Exit:

```
jr $ra
```

int func(int a0)

```

{ int t0 = 1
  int v0 = 1

```

```
for ( t0 = 1; t0 ≤ a0, ++t0 )
```

```
{ v0 = v0 * t0;
```

```
}
```

```
return v0;
```

```
}
```

Instructions per Clock Cycle (IPC)

IPC average number of instructions executed per clock cycle.

For processors with a single execution unit, $IPC|_{min} = 1$

In practice, IPC is always < 1

$$CPI = \frac{1}{IPC} ; CPI|_{ideal} = 1, CPI|_{actual} > 1$$

↓
clock cycles per instruction

$IPC = 0.8$
 $\hookrightarrow CPI = 1.25$

Goal of CoA:

increase IPC (and thus decrease CPI)

|| we have super-scalar processors with $IPC|_{min} > 1$
we will get better processors!!

Execution time of a program (P):

- a) P has machine level instructions (IC - instruction count)
- b) CPI: average clock cycles per instruction
- c) CCT: clock cycle time.

$$\therefore CPU\text{-time} = \boxed{IC \times CPI \times CCT} \quad \left(\text{units (equal to CCT if unit)} \right)$$

humans can distinguish b/w only events which are atleast 10 milliseconds apart.

$$E_{CPU} = IC \times CPI \times CCT$$

CCT \rightarrow completely dependent on Technology

IC \rightarrow better Algorithm/Compiler

CPI \rightarrow reduce clock cycles

In CMOS IC Tech:

$$P_{mev} = \text{Capacitance load} \times \text{Voltage}^2 \times \text{Frequency}$$

MIPS (Millions of Instructions per second)

$$= \frac{\# \text{ of instructions executed}}{\text{Ex | CPU} \times 10^6}$$

Referred as Ex | CPU \rightarrow 5 times
of instructions \rightarrow 5 times \rightarrow MIPS rate

Each instruction of i^{th} class : CPI; # of clock cycles to execute

Note: Just total no. of instructions does not help, as some instructions may take up more time than others.

Amdahl's law: ("Law of diminishing Returns") (as speedup is not \propto number of CPUs)

Time taken to execute a program using one CPU = T_1

Time taken to execute the program using 'n' CPUs = T_n



$\therefore \text{Speedup} = \frac{T_1}{T_n}$; Time to execute parallelizable part = P
Time to execute non parallelizable part = S

for one processor situation, let (normalized) $S + P = 1$

$$T_1 = P + S; \quad T_n = \frac{P}{n} + S$$

$$\therefore \text{Speedup}_n = \frac{P + S}{\frac{P}{n} + S} = \frac{1}{S + \frac{P}{n}} \quad \text{if } (S + P = 1 \text{ (normalized)})$$

$$\therefore \lim_{n \rightarrow \infty} \text{Speedup}_n = \frac{1}{S}$$



SATA : (Serial) Advanced Technology Attachment

SCSI : Small Computer System Interface.


Skuzzy → Icarus (Pronunciation!!)

On an average, half the length of a track to be rotated to access data.
On an average; arm assembly moves half the radius of disk


Von Neumann

Physical memory to store instructions & data

Instruction fetch & data cycle, 2 sep. clock cycles



Bottleneck, memory access takes time
now, operands stored in registers



Harvard Architecture

separate bus for data & instruction transfer
if not physically separate, then also

Performance affected by:

- Algs: - no. of operations (IC & possibly C/P)
- ~~no. of~~ Language / Compiler / Architecture:
- No. of instructions executed per operation.
- Processor & memory system
- How fast instructions executed
- I/O system (including OS)
- How fast I/O ops executed

Response time, time for one operation incl. I/O, O.S, CPU time
Throughput: work done / unit time

$$\text{performance} \propto \frac{1}{\text{CPU time}}$$

M/c level program P.

$$\text{Exec. time} = \frac{\text{IC} \times \text{CPI} \times \text{CCT}}{\text{no CPU time}}$$

Instruction count
|
|
in the
avg. Clock cycles per instr
|
clock cycle time

$$\text{CPU time} = \text{CPU clock cycles} \times \text{CCT}$$

Refinements:

Reduce no. of clock cycles

Increase clock rate

Hardware designers must often trade off clock rate against cycle cost

$$\text{CPU time} = \frac{\text{CPU Clock Cycles}}{\text{Clock Rate}}$$

10ns : $\frac{2 \times 10^9}{1.2 \times 2 \times 10^9}$ new fast clock rate

6ns : $\frac{2 \times 10^9}{2 \times 10^9}$ Clock rate

$$\frac{6}{2.4} = 2.5$$

Instruction count

$$\text{No Clock cycles} = \text{IC} \times \text{Cycles per instruction}$$

$$\therefore \text{CPU time} = \frac{\text{I.C.} \times \text{Cycles per instruction}}{\text{clock rate}}$$

Avg. cycles P.I.

$$\text{clock cycle} = \sum_{i=1}^n (\text{CPI}_i \times \text{I.C.}_i)$$

i = instruction

$$\text{CPI} = \frac{\sum_{i=1}^n (\text{CPI}_i \times \text{I.C.}_i)}{\text{I.C.}_{\text{total}}}$$

chVme: $1C \times CPI \times CCT$

Algo: @ $1C$ & CPI

Program layer: $1C$ & CPI

Compile: $1C$ & CPI

Instruction set architecture: $1C$, CPI , CCT

CPI : memory hierarchy, pipeline

CCT : logic design, technology

MIPS: Millions of Instructions per second

$$= \frac{1C \text{ of program } P}{\text{Exec. time of } P \text{ in sec} \times 10^6}$$

~~Time for~~ Exec. time of P in sec $\times 10^6$

$$\text{Power} = \text{Capacitive Load} \times \text{Voltage}^2 \times \text{Freq}$$

Exec. time best performance means

use parallelism to improve performance as power is always

Power wall: min. voltage ~~at~~ least heat removal now limited

$$\text{ExTime}_{\text{new}} = \text{ExTime}_{\text{old}} \left[(1 - \text{fraction_enhance}) + \frac{\text{fraction_enhance}}{\text{speedup}_{\text{enhance}}} \right]$$

$$\text{speedup (overall)} = \frac{\text{ExTime}_{\text{old}}}{\text{ExTime}_{\text{new}}} = \frac{\text{Perf.}_{\text{new}}}{\text{Perf.}_{\text{old}}}$$

MIPS: big endian
MSB at least address of word

MIPS: big endian
MSB at least address of word

R- Janet

op rs rt rd shamt func
6 5 5 5 5 6 (encodes opcodes)

I - final

inst op rs rt const / address

6 5 5 16
7 f f f f f c

eel : shy left leg

Syl: self-ngh logical

eg. \rightarrow mask bits
and $\$10, \$11, \$12$

$$\begin{array}{r} t_2 \\ t_1 \\ t_0 \end{array} \quad \begin{array}{c|cccc} 0 & 0 & 1 & 1 & \\ \hline 1 & 1 & 1 & 1 & \\ \hline 0 & 0 & 1 & 1 & \end{array} \quad \begin{array}{cccc} 0 & 1 & 1 & 0 \\ 0 & 0 & 0 & 0 \\ & & & \end{array}$$

or \rightarrow include bits

nor \$to, \$+1, \$zero = not

banic block:

no branch (except at end)
no branch target (except at begin)

set rd, rs, r1

rd = 1 if $r_s < r_t$
else rd = 0




lui
or i

clti rd, rs, constat

still $if to, k_{s1}, k_{s2}$ if $s_1 < s_2$
 true $if to, zero, L$ branch to L

(better than
all)

Binary (Integer) Addition :




FA with MUXes :


- Muxes can be implemented very efficiently using pass transistor logic CMOS circuits.

$$\text{Sum} = (xy) \text{cin} + (x\bar{y})\bar{\text{cin}} + (\bar{x}y)\bar{\text{cin}} + (\bar{x}\bar{y})\text{cin}$$

$\downarrow \quad \downarrow$
 $S_1 \quad S_0$



$$= (xy)1 + (x\bar{y})\text{cin} + (\bar{x}y)\bar{\text{cin}} + (\bar{x}\bar{y})0$$



Overflow Bit :

for 2's complement number addition, usually C_{out} is discarded. However, C_{out} is useful in detecting overflow: 2 no.s of same sign are added but the result of opposite sign.

$$ov = x_{n-1}y_{n-1}\overline{s_{n-1}} + \overline{x_{n-1}}\overline{y_{n-1}}s_{n-1}$$

to select overflow

trans this

Textbook definition

$$ov = C_n \oplus C_{n-1}$$

Sometimes C_{n-1} is not available outside the chip then we can do the following:

$$s_{n-1} = x_{n-1} \oplus y_{n-1} \oplus C_{n-1}$$

$$C_{n-1} = s_{n-1} \oplus x_{n-1} \oplus y_{n-1}$$

$$C_i = x_i y_i + C_{i-1} (x_i + y_i)$$

Carry Lookahead Adder (CLA)

Idea: Unroll C_i recurrence relation to remove dependency on C_1, C_2, \dots, C_{i-1} .

Ideally leads to $O(1)$ delay addition of two n -bit numbers. But not feasible ~~practically~~ practically.

Carry Generate

$$g_i \stackrel{\text{def}}{=} x_i y_i$$

$g_i = 1 \Rightarrow i\text{-th stage}$
generated
a carry of its own

Carry propagate

$$p_i = x_i \oplus y_i$$

$$C_{i+1} = g_i + C_i p_i$$

$p_i = 1 \Rightarrow i\text{-th stage}$
will propagate the
i/p carry C_i to C_{i+1}

Absorb. $a_i = \overline{x_i y_i}$

On an average carry propagation occurs in length 2,
doesn't occur when $x_i, y_i = 0, 0$
 $x_i, y_i = 1, 1$

Carry Select Adders / Conditional Sum Adders.

Realization $O(\lg(n))$ delay for n -bit addition

Event Kung (early 1980's)
Kogge Stone (1970's) } very old

$$S = a \oplus b \oplus C_{in}$$



$$C_{out} = \underbrace{ab}_{\text{re-express in terms of } a \oplus b} + C_{in} (a \oplus b)$$

to enable logic sharing with 's'.


$$ab = (a'b' + ab) \cdot a$$

$$= (\overline{a \oplus b}) \cdot a$$

$$C_{out} = (\overline{a \oplus b}) a + C_{in} (a \oplus b)$$




2nd half




generate C_k for both $C_{k/2} = 0$ & $C_{k/2} = 1$

finally select the correct o/p using a 2:1 mux
and $C_{k/2}$ as select line.



$$\therefore T(k) = T(k/2) + c$$



till on leaf nodes, we'll find
specialised full adders


$$\text{now } S_i = x_i \oplus y_i \oplus C_i$$

$$\Rightarrow S_i|_{C_i=0} = x_i \oplus y_i$$

$$\Rightarrow S_i|_{C_i=1} = \overline{x_i \oplus y_i}$$

$$C_{i+1} = x_i y_i \text{ if } C_i = 0$$

$$= x_i + y_i \text{ if } C_i = 1$$



Hardware cost

$$O(k \lg k) \text{ (for mux)}$$

it dominates the
total time taken

exercise


perform 2 level unrollup wip
4 $\frac{k}{4}$ -bit adders

NOTE: all this is done as ripple carry takes a lot of time

carry save adders:

Goal: Assuming I have a fast carry-lookahead adder
with logarithmic delay which I call "logarithmic CLA"
(LCA) \leftarrow
(gives $O(\lg n)$ delay
for n -bit
addition)

I will add m numbers each of n -bits in time $O(\lg m \lg n)$




$$S = (n + y + z) / 10$$

$$C_{i+1} = (n_i + y_i + z_i) / 10$$

\uparrow
integer division

e.g.
 $n = 12345$
 $y = 38172$
 $z = 20587$



3-to-2 encoding:



note:

i) $\{a, s\}$ generation for 3 binary numbers with any no. of bits can be done in $O(1)$ time.

ii) $C+A = \text{sum}$ can happen in $O(\lg n)$ time, where $n = \text{no. of bits in each number}$.

iii) 3 numbers each n -bit long can be added in $O(\lg n)$ time.

Now to add in binary numbers each " n " bit long.



Quiz 3rd semester

Booth's multiplication :

↑ see theory later

example :

4-bit representation

$$X = -5 = 1011$$

$$Y = 0111 = 7$$

2 registers required $Q(n+1 \text{ bit})$

A accumulator ($n \text{ bit}$)

Accumulator
0000

$$Q = 1011 \boxed{0} = \{X, -1'60\}$$

(top)

Step

0 (init)

1

A - Y
R.S.

$$\begin{array}{r} 1001 \\ 1100 \\ \hline 1101 \end{array} \rightarrow 1101 \phi$$

sign extension

2.

R.S

$$\begin{array}{r} 1100 \\ 1110 \\ \hline 0101 \end{array} \rightarrow 0101 X$$

3.

A + Y
R.S.

$$\begin{array}{r} 0101 \\ 0010 \\ \hline 1011 \end{array} \rightarrow 10110 X$$

4.

A - Y
R.S

$$\begin{array}{r} 1011 \\ 1100 \\ \hline 1101 \end{array} \rightarrow 1101 X$$

product !!

$$X = 2 = 0010$$

$$Y = 6 = 0110$$

$$-Y = 1010$$

John Hayes

1

2

3

4