

# MICROPROCESSADORES E MICROCONTROLADORES




# ENCAPSULAMENTOS





# ENCAPSULAMENTOS


PDIP



2,54 mm (0,1")  
entre pinos



# ENCAPSULAMENTOS



TSSOP

0,65 mm (0,025") entre pinos

# ENCAPSULAMENTOS




QFN

Quadrado de 4mm

0,65 mm (0,025")  
entre pinos



# PINAGEM




**Figure 2.1: Pin-out of the MSP430F2003 and F2013, taken from the data sheet.**

# PINAGEM


Silício é barato,  
pinos são caros

PW or N PACKAGE  
(TOP VIEW)




Pinos são  
compartilhados por  
funções do MSP430

# PINAGEM






# PINAGEM




P1.0-P1.7 e P2.6-P2.7 são entradas e saídas digitais

# PINAGEM



TACLK pode ser usado como entrada do clock do Timer\_A. TA0 e TA1 podem ser entradas ou saídas do Timer\_A.


# PINAGEM



A0-, A0+, ..., A3-, A3+ são  
entradas do conversor A/D




# PINAGEM




VREF é a tensão de referência  
para o conversor A/D

# PINAGEM



SMCLK e ACLK são saídas para o sinal de clock do MSP430, para serem aproveitados por outros componentes e para testar o MSP430


# PINAGEM



SCLK, SDO e SCL são usados pela interface serial universal (comunicação SPI e I2C)




# PINAGEM




XIN e XOUT são as conexões para o cristal externo, para gerar um clock estável

# PINAGEM



\_RST reseta o MSP430 quando  
levado ao nível baixo


# PINAGEM



NMI é a entrada para interrupção não-mascarável, que permite um sinal externo interromper o programa principal




# PINAGEM



TCK, TMS, TCLK, TDI e TDO formam  
a interface JTAG, usada para  
programar e debugar o MSP430


# PINAGEM



SBWTCK e SBWTDIO formam a interface  
Spy-Bi-Wire, uma alternativa ao JTAG

# PINAGEM

Entrada e saída  
para o Timer\_A




Saída para o  
Timer\_A

A mesma função em dois pinos diferentes  
pode não funcionar da mesma forma




# PINAGEM




Únicos pinos que não podem alterados

# VISÃO INTERNA




# VISÃO INTERNA







# VISÃO INTERNA



# VISÃO INTERNA



# VISÃO INTERNA




MAB - barramento de endereços na memória

MDB - barramento de dados na memória




# VISÃO INTERNA




MSP430F2003 tem 1 KB de flash e 128 bytes de RAM  
MSP430F2231 tem 2 KB de flash e 128 bytes de RAM

# VISÃO INTERNA



Periféricos presentes em todos  
os modelos de MSP430


# VISÃO INTERNA



Periféricos dependentes do  
modelo de MSP430




# VISÃO INTERNA




Proteção para baixos níveis de  
tensão de alimentação

# VISÃO INTERNA



$V_{SS}$  é o terra, e  $V_{CC}$  é a alimentação  
(1,8-3,6V para o MSP430F2013)

# VISÃO INTERNA



De acordo com o nível de  $V_{CC}$ , perde-se algumas funcionalidades, como a programação da flash e o clock em frequência máxima



# MEMÓRIA

0x0206	...					} word
0x0205	15, msb	14	... bits...	9	8	
0x0204	7	6	... bits...	1	0, lsb	
0x0203	byte					} byte
0x0202	7, msb	6	... bits...	1	0, lsb	
0x0201	more significant byte, MSB					} word
0x0200	less significant byte, LSB					
0x01FF	...					

**Figure 2.3: Ordering of bits, bytes, and words in memory, adapted from the *MSP430x2xx Family User's Guide*. Addresses increase up the page.**

# MEMÓRIA

0x0206	...					} word
0x0205	15, msb	14	... bits...	9	8	
0x0204	7	6	... bits...	1	0, lsb	
0x0203	byte					} byte
0x0202	7, msb	6	... bits...	1	0, lsb	
0x0201	more significant byte, MSB					} word
0x0200	less significant byte, LSB					
0x01FF	...					

Memória separada em bytes

Barramento de endereço de 16 bits

$2^{16} = 64\text{KB}$  de memória

# MEMÓRIA

0x0206	...					} word
0x0205	15, msb	14	... bits...	9	8	
0x0204	7	6	... bits...	1	0, lsb	
0x0203	byte					} byte
0x0202	7, msb	6	... bits...	1	0, lsb	
0x0201	more significant byte, MSB					} word
0x0200	less significant byte, LSB					
0x01FF	...					

Primeiro endereço é 0x0000  
 (IEI - Interrupt Enable I Register),  
 último é 0xFFFF



# MEMÓRIA

0x0206	...					} word
0x0205	15, msb	14	... bits...	9	8	
0x0204	7	6	... bits...	1	0, lsb	
0x0203	byte					} byte
0x0202	7, msb	6	... bits...	1	0, lsb	
0x0201	more significant byte, MSB					} word
0x0200	less significant byte, LSB					
0x01FF	...					


Não há conexões dos barramentos para conectar memória externa, nem maneira de aumentar a memória interna

# MEMÓRIA

0x0206	...					} word
0x0205	15, msb	14	... bits...	9	8	
0x0204	7	6	... bits...	1	0, lsb	
0x0203	byte					} byte
0x0202	7, msb	6	... bits...	1	0, lsb	
0x0201	more significant byte, MSB					} word
0x0200	less significant byte, LSB					
0x01FF	...					

Barramento de memória é de 16 bits  
 Transfere bytes ou palavras de 2 bytes

# MEMÓRIA



O endereço da palavra de 2 bytes é dado pelo byte no endereço menor (sempre par), e esta palavra pode ser lida em um ciclo de clock do barramento



# MEMÓRIA

0x0206	...					} word
0x0205	15, msb	14	... bits...	9	8	
0x0204	7	6	... bits...	1	0, lsb	
0x0203	byte					} byte
0x0202	7, msb	6	... bits...	1	0, lsb	
0x0201	more significant byte, MSB					} word
0x0200	less significant byte, LSB					
0x01FF	...					

A palavra 0x1234 é armazenada no endereço 0x0200 da seguinte maneira:

0x34 em 0x0200

0x12 em 0x0201

# MEMÓRIA

0x0206	...					} word
0x0205	15,msb	14	... bits...	9	8	
0x0204	7	6	... bits...	1	0,lsb	
0x0203	byte					} byte
0x0202	7,msb	6	... bits...	1	0,lsb	
0x0201	more significant byte, MSB					} word
0x0200	less significant byte, LSB					
0x01FF	...					

A palavra 0x1234 é armazenada no endereço 0x0200 da seguinte maneira:

0x34 em 0x0200

0x12 em 0x0201

MSP430 é Little-endian

# MEMÓRIA

0x0206	...					} word
0x0205	15, msb	14	... bits...	9	8	
0x0204	7	6	... bits...	1	0, lsb	
0x0203	byte					} byte
0x0202	7, msb	6	... bits...	1	0, lsb	
0x0201	more significant byte, MSB					} word
0x0200	less significant byte, LSB					
0x01FF	...					

A palavra 0x1234 é armazenada no endereço 0x0200 da seguinte maneira:

0x34 em 0x0200

0x12 em 0x0201

O contrário chama-se Big-endian



# MAPA DE MEMÓRIA

Address	Type of memory
0xFFFF	interrupt and reset
0xFFC0	vector table
0xFFBF	flash code memory
0xF800	(lower boundary varies)
0xF7FF	
0x1100	
0x10FF	flash
0x1000	information memory
0x0FFF	<i>bootstrap loader</i>
0x0C00	(not in F20xx)
0x0BFF	
0x0280	
0x027F	RAM
0x0200	(upper boundary varies)
0x01FF	peripheral registers
0x0100	with word access
0x00FF	peripheral registers
0x0100	with byte access
0x000F	special function registers
0x0000	(byte access)

Figure 2.4: Memory map of the MSP430F2013, based on the data sheet and the *MSP430x2xx Family User's Guide*. Addresses increase up the page and are not drawn to scale. Gray regions are unused and their size varies considerably between devices. The F2013 does not have a bootstrap loader but I have shown its location because it is present in most variants of the MSP430.

# MAPA DE MEMÓRIA

Address	Type of memory
0xFFFF	interrupt and reset
0xFFC0	vector table
0xFFBF	flash code memory
0xF800	(lower boundary varies)
0xF7FF	
0x1100	
0x10FF	flash
0x1000	information memory
0x0FFF	<i>bootstrap loader</i>
0x0C00	( <i>not in F20xx</i> )
0x0BFF	
0x0280	
0x027F	RAM
0x0200	(upper boundary varies)
0x01FF	peripheral registers
0x0100	with word access
0x00FF	peripheral registers
0x0100	with byte access
0x000F	special function registers
0x0000	(byte access)

Mapas de memória variam de acordo com os modelos do MSP430, mudando o tamanho da RAM e do espaço para código

# MAPA DE MEMÓRIA

Address	Type of memory
0xFFFF	interrupt and reset
0xFFC0	vector table
0xFFBF	flash code memory
0xF800	(lower boundary varies)
0xF7FF	
0x1100	
0x10FF	flash
0x1000	information memory
0x0FFF	<i>bootstrap loader</i>
0x0C00	( <i>not in F20xx</i> )
0x0BFF	
0x0280	
0x027F	RAM
0x0200	(upper boundary varies)
0x01FF	peripheral registers
0x0100	with word access
0x00FF	peripheral registers
0x0100	with byte access
0x000F	special function registers
0x0000	(byte access)

Certas partes não são utilizadas (em cor cinza na figura ao lado)



# MAPA DE MEMÓRIA

Address	Type of memory
0xFFFF	interrupt and reset
0xFFC0	vector table
0xFFBF	flash code memory
0xF800	(lower boundary varies)
0xF7FF	
0x1100	
0x10FF	flash
0x1000	information memory
0x0FFF	<i>bootstrap loader</i>
0x0C00	( <i>not in F20xx</i> )
0x0BFF	
0x0280	
0x027F	RAM
0x0200	(upper boundary varies)
0x01FF	peripheral registers
0x0100	with word access
0x00FF	peripheral registers
0x0100	with byte access
0x000F	special function registers
0x0000	(byte access)

Habilitam funções de alguns módulos

Habilitam e sinalizam interrupções dos periféricos

# MAPA DE MEMÓRIA

Comunicação entre CPU e  
periféricos

Address	Type of memory
0xFFFF	interrupt and reset
0xFFC0	vector table
0xFFBF	flash code memory
0xF800	(lower boundary varies)
0xF7FF	
0x1100	
0x10FF	flash
0x1000	information memory
0x0FFF	<i>bootstrap loader</i>
0x0C00	( <i>not in F20xx</i> )
0x0BFF	
0x0280	
0x027F	RAM
0x0200	(upper boundary varies)
0x01FF	peripheral registers
0x0100	with word access
0x00FF	peripheral registers
0x0100	with byte access
0x000F	special function registers
0x0000	(byte access)

# MAPA DE MEMÓRIA

Address	Type of memory
0xFFFF	interrupt and reset
0xFFC0	vector table
0xFFBF	flash code memory
0xF800	(lower boundary varies)
0xF7FF	
0x1100	
0x10FF	flash
0x1000	information memory
0x0FFF	<i>bootstrap loader</i>
0x0C00	( <i>not in F20xx</i> )
0x0BFF	
0x0280	
0x027F	RAM
0x0200	(upper boundary varies)
0x01FF	peripheral registers
0x0100	with word access
0x00FF	peripheral registers
0x0100	with byte access
0x000F	special function registers
0x0000	(byte access)

Usada para variáveis

Começam em 0x0200

O fim da RAM depende do modelo de MSP430



# MAPA DE MEMÓRIA

Address	Type of memory
0xFFFF	interrupt and reset
0xFFC0	vector table
0xFFBF	flash code memory
0xF800	(lower boundary varies)
0xF7FF	
0x1100	
0x10FF	flash
0x1000	information memory
0x0FFF	<i>bootstrap loader</i>
0x0C00	(not in F20xx)
0x0BFF	
0x0280	
0x027F	RAM
0x0200	(upper boundary varies)
0x01FF	peripheral registers
0x0100	with word access
0x00FF	peripheral registers
0x0100	with byte access
0x000F	special function registers
0x0000	(byte access)

Programa para comunicar  
usando o protocolo serial  
padrão (RS232)

Não é tão importante hoje  
em dia, devido à porta USB

# MAPA DE MEMÓRIA

Address	Type of memory
0xFFFF	interrupt and reset
0xFFC0	vector table
0xFFBF	flash code memory
0xF800	(lower boundary varies)
0xF7FF	
0x1100	
0x10FF	flash
0x1000	information memory
0x0FFF	<del>bootstrap loader</del>
0x0C00	(not in F20xx)
0x0BFF	
0x0280	
0x027F	RAM
0x0200	(upper boundary varies)
0x01FF	peripheral registers
0x0100	with word access
0x00FF	peripheral registers
0x0100	with byte access
0x000F	special function registers
0x0000	(byte access)

256 bytes para  
memória não-volátil

Números de série,  
configurações da última  
vez em que o sistema  
foi usado etc.

# MAPA DE MEMÓRIA

Address	Type of memory
0xFFFF	interrupt and reset
0xFFC0	vector table
0xFFBF	flash code memory
0xF800	(lower boundary varies)
0xF7FF	
0x1100	
0x10FF	flash
0x1000	information memory
0x0FFF	<i>bootstrap loader</i>
0x0C00	( <i>not in F20xx</i> )
0x0BFF	
0x0280	
0x027F	RAM
0x0200	(upper boundary varies)
0x01FF	peripheral registers
0x0100	with word access
0x00FF	peripheral registers
0x0100	with byte access
0x000F	special function registers
0x0000	(byte access)

Programa

O endereço menor  
depende do modelo de  
MSP430



# MAPA DE MEMÓRIA

Address	Type of memory
0xFFFF	interrupt and reset vector table
0xFFC0	
0xFFBF	flash code memory (lower boundary varies)
0xF800	
0xF7FF	
0x1100	flash information memory
0x10FF	
0x1000	
0x0FFF	bootstrap loader (not in F20xx)
0x0C00	
0x0BFF	
0x0280	
0x027F	RAM (upper boundary varies)
0x0200	
0x01FF	peripheral registers with word access
0x0100	
0x00FF	peripheral registers with byte access
0x0100	
0x000F	special function registers (byte access)
0x0000	

Lida com interrupções

# CPU

15	... bits ...	0
R0/PC	program counter	0
R1/SP	stack pointer	0
R2/SR/CG1	status register	
R3/CG2	constant generator	
R4	general purpose	
⋮		
R15	general purpose	

**Figure 2.5: Registers in the CPU of the MSP430.**

# CPU

15	... bits ...	0
R0/PC	program counter	0
R1/SP	stack pointer	0
R2/SR/CG1	status register	
R3/CG2	constant generator	
R4	general purpose	
⋮		
R15	general purpose	

Executa instruções, faz bifurcações  
por software e por hardware



# CPU

15	... bits ...	0
R0/PC	program counter	0
R1/SP	stack pointer	0
R2/SR/CG1	status register	
R3/CG2	constant generator	
R4	general purpose	
⋮		
R15	general purpose	

Possui uma unidade lógico-aritmética (ULA), 16 registradores e a lógica de decodificação das instruções

# CPU

15	... bits ...	0
R0/PC	program counter	0
R1/SP	stack pointer	0
R2/SR/CG1	status register	
R3/CG2	constant generator	
R4	general purpose	
⋮		
R15	general purpose	

Roda em uma frequência máxima de 16MHz para os MSP430F2xxx e alguns MSP430x4xx, 8MHz para os demais

# CPU

15	... bits ...	0
R0/PC	program counter	0
R1/SP	stack pointer	0
R2/SR/CG1	status register	
R3/CG2	constant generator	
R4	general purpose	
⋮		
R15	general purpose	

Possui lógica estática: não possui uma frequência mínima de operação, e seu estado não é perdido quando pára de funcionar



# CPU

15	... bits ...	0
R0/PC	program counter	0
R1/SP	stack pointer	0
R2/SR/CG1	status register	
R3/CG2	constant generator	
R4	general purpose	
⋮		
R15	general purpose	

Registradores não estão na memória principal, e sim na CPU (diferente de alguns processadores)

# CPU

15	... bits ...	0
R0/PC	program counter	0
R1/SP	stack pointer	0
R2/SR/CG1	status register	
R3/CG2	constant generator	
R4	general purpose	
⋮		
R15	general purpose	

Aponta para o endereço da próxima instrução a ser executada

# CPU

15	... bits ...	0
R0/PC	program counter	0
R1/SP	stack pointer	0
R2/SR/CG1	status register	
R3/CG2	constant generator	
R4	general purpose	
⋮		
R15	general purpose	

Aponta para o menor endereço da pilha,  
que guarda informações importantes  
quando se chama uma subrotina, como o  
endereço de retorno para o PC



# CPU

15	... bits ...	0
R0/PC	program counter	0
R1/SP	stack pointer	0
R2/SR/CG1	status register	
R3/CG2	constant generator	
R4	general purpose	
⋮		
R15	general purpose	

Flags (bits) de estado C, Z, N, V, GIE, CPUOFF, OSCOFF, SCG0 e SCG1

# CPU

15	... bits ...	0
R0/PC	program counter	0
R1/SP	stack pointer	0
R2/SR/CG1	status register	
R3/CG2	constant generator	
R4	general purpose	
⋮		
R15	general purpose	

Flags (bits) de estado

Z: 1 quando a última operação resultou em zero

# CPU

15	... bits ...	0
R0/PC	program counter	0
R1/SP	stack pointer	0
R2/SR/CG1	status register	
R3/CG2	constant generator	
R4	general purpose	
⋮		
R15	general purpose	

Flags (bits) de estado

GIE: habilita interrupções mascaráveis



# CPU

15	... bits ...	0
R0/PC	program counter	0
R1/SP	stack pointer	0
R2/SR/CG1	status register	
R3/CG2	constant generator	
R4	general purpose	
⋮		
R15	general purpose	

Flags (bits) de estado

CPUOFF, OSCOFF, SCG0 e SCG1: controlam o modo de operação do MSP430

# CPU

15	... bits ...	0
R0/PC	program counter	0
R1/SP	stack pointer	0
R2/SR/CG1	status register	
R3/CG2	constant generator	
R4	general purpose	
⋮		
R15	general purpose	

Fornece os 6 valores mais utilizados

○ compilador e o montador se encarregam dos detalhes


# CPU

15	... bits ...	0
R0/PC	program counter	0
R1/SP	stack pointer	0
R2/SR/CG1	status register	
R3/CG2	constant generator	
R4	general purpose	
	⋮	
R15	general purpose	

Uso geral




# DIGITAL I/O MAPPING



P1.0-P1.7 e P2.6-P2.7 são  
entradas e saídas digitais


Alguns desses pinos podem  
interromper o sistema

# DIGITAL I/O MAPPING



O processador do MSP430  
enxerga essas portas através de  
registradores periféricos  
(endereços na memória)

# DIGITAL I/O MAPPING




Cada porta ==> um byte

Cada pino ==> um bit de cada byte



# DIGITAL I/O MAPPING




Por exemplo, P IIN apresenta os valores de entrada na porta P I

Pino em  $V_{ss}$   $\Rightarrow$  bit correspondente = 0

Pino em Vcc ==> bit correspondente = 1

# DIGITAL I/O MAPPING




Por exemplo, P2OUT apresenta os valores de entrada na porta P2

Bit correspondente = 0 ==> Pino em V<sub>SS</sub>

Bit correspondente = 1 ==> Pino em V<sub>CC</sub>

# DIGITAL I/O MAPPING




Registradores mais importantes para a porta P1

P1IN: registrador volátil read-only com os valores de entrada




# DIGITAL I/O MAPPING



Registradores mais importantes para a porta P1

PIOUT: escrever neste registrador leva o pino de saída a V<sub>ss</sub> ou V<sub>cc</sub>, se o pino for configurado como saída. Caso contrário, o valor correspondente é guardado num buffer e aparece no pino quando este for configurado como saída


# DIGITAL I/O MAPPING



Registradores mais importantes para a porta P1

P1DIR: define se o pino é de entrada  
(bit correspondente = 0) ou de saída  
(bit correspondente = 1)

# DIGITAL I/O MAPPING




Exemplo: configurar em C todos os pinos da porta P1 como saída e levá-los para Vcc

```
P1DIR = 0xFF;  
P1OUT = 0xFF;
```




# DIGITAL I/O MAPPING




Outros periféricos do MSP430 são controlados por registradores semelhantes

# GERADOR DE CLOCK



Sinal de clock é uma onda quadrada  
cujas bordas acionam diferentes  
hardwares de forma sincronizada

# GERADOR DE CLOCK




Para trabalhar com baixo consumo de energia,  
o MSP430 necessita de 2 clocks

Um clock rápido e pouco preciso para a CPU,  
que possa ser parado e reiniciado rapidamente




# GERADOR DE CLOCK



Para trabalhar com baixo consumo de energia, o MSP430 necessita de 2 clocks

Um clock lento, de baixo consumo, preciso e que nunca pare, para monitorar o tempo real


# GERADOR DE CLOCK



Opção I: cristal

Mais preciso e estável. Alguns MHz para o barramento principal, ou de 32768 Hz para tempo real.

# GERADOR DE CLOCK




Opção I: cristal

Caros, delicados, ocupam mais espaço (podem necessitar de capacitores extra), consomem mais energia, e demoram para iniciar e estabilizar




# GERADOR DE CLOCK



## Opção 2: circuito RC

Mais baratos e rápidos de usar. Dependendo dos componentes, podem ser mais precisos e estáveis

# GERADOR DE CLOCK




Sinais de clock no MSP430

Master clock (MCLK): CPU e alguns periféricos

Subsystem master clock (SMCLK) e  
Auxiliary clock (ACLK): periféricos

# GERADOR DE CLOCK




ACLK é geralmente obtido de um cristal de  
32768 Hz

MCLK e SMCLK são obtidos de um DCO  
(oscilador controlado digitalmente)



# GERADOR DE CLOCK



O DCO pode rodar sozinho, em 0,8 ou 1,1 MHz, ou ser controlado por um FLL (frequency-locked loop) de 32 vezes o ACLK, em 1.048.576 Hz

# EXCEÇÕES

**Table 5. Interrupt Sources, Flags, and Vectors**

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range <sup>(1)</sup>	PORIFG RSTIFG WDTIFG KEYV <sup>(2)</sup>	Reset	0FFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG <sup>(2)(3)</sup>	(non)-maskable (non)-maskable (non)-maskable	0FFFCh	30
Timer1_A3	TA1CCR0 CCIFG <sup>(4)</sup>	maskable	0FFFAh	29
Timer1_A3	TA1CCR2 TA1CCR1 CCIFG, TAIFG <sup>(2)(4)</sup>	maskable	0FFF8h	28
Comparator_A+	CAIFG <sup>(4)</sup>	maskable	0FFF6h	27
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer0_A3	TA0CCR0 CCIFG <sup>(4)</sup>	maskable	0FFF2h	25
Timer0_A3	TA0CCR2 TA0CCR1 CCIFG, TAIFG <sup>(5)(4)</sup>	maskable	0FFF0h	24
USCI_A0/USCI_B0 receive USCI_B0 I2C status	UCA0RXIFG, UCB0RXIFG <sup>(2)(5)</sup>	maskable	0FFEEh	23
USCI_A0/USCI_B0 transmit USCI_B0 I2C receive/transmit	UCA0TXIFG, UCB0TXIFG <sup>(2)(6)</sup>	maskable	0FFECCh	22
ADC10 (MSP430G2x53 only)	ADC10IFG <sup>(4)</sup>	maskable	0FFEAh	21
			0FFE8h	20
I/O Port P2 (up to eight flags)	P2IFG.0 to P2IFG.7 <sup>(2)(4)</sup>	maskable	0FFE6h	19
I/O Port P1 (up to eight flags)	P1IFG.0 to P1IFG.7 <sup>(2)(4)</sup>	maskable	0FFE4h	18
			0FFE2h	17
			0FFE0h	16
See <sup>(7)</sup>			0FFDEh	15
See <sup>(8)</sup>			0FFDEh to 0FFC0h	14 to 0, lowest

(1) A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

(2) Multiple source flags

(3) (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

(4) Interrupt flags are located in the module.

(5) In SPI mode: UCB0RXIFG. In I2C mode: UCA0RXIFG, UCB0RXIFG, UCB0TXIFG.

(6) In UART/SPI mode: UCB0TXIFG. In I2C mode: UCB0RXIFG, UCB0TXIFG.

(7) This location is used as bootstrap loader security key (BSLSKEY). A 0xAA55 at this location disables the BSL completely. A zero (0h) disables the erasure of the flash if an invalid password is supplied.

(8) The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.

A execução de um programa segue normalmente, exceto quando ocorrerem interrupções ou resets



# EXCEÇÕES

**Table 5. Interrupt Sources, Flags, and Vectors**

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range <sup>(1)</sup>	PORIFG RSTIFG WDTIFG KEYV <sup>(2)</sup>	Reset	0FFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG <sup>(2)(3)</sup>	(non)-maskable (non)-maskable (non)-maskable	0FFFCh	30
Timer1_A3	TA1CCR0 CCIFG <sup>(4)</sup>	maskable	0FFFAh	29
Timer1_A3	TA1CCR2 TA1CCR1 CCIFG, TAIFG <sup>(2)(4)</sup>	maskable	0FFF8h	28
Comparator_A+	CAIFG <sup>(4)</sup>	maskable	0FFF6h	27
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer0_A3	TA0CCR0 CCIFG <sup>(4)</sup>	maskable	0FFF2h	25
Timer0_A3	TA0CCR2 TA0CCR1 CCIFG, TAIFG <sup>(5)(4)</sup>	maskable	0FFF0h	24
USCI_A0/USCI_B0 receive USCI_B0 I2C status	UCA0RXIFG, UCB0RXIFG <sup>(2)(5)</sup>	maskable	0FFEEh	23
USCI_A0/USCI_B0 transmit USCI_B0 I2C receive/transmit	UCA0TXIFG, UCB0TXIFG <sup>(2)(6)</sup>	maskable	0FFECh	22
ADC10 (MSP430G2x53 only)	ADC10IFG <sup>(4)</sup>	maskable	0FFEAh	21
			0FFE8h	20
I/O Port P2 (up to eight flags)	P2IFG.0 to P2IFG.7 <sup>(2)(4)</sup>	maskable	0FFE6h	19
I/O Port P1 (up to eight flags)	P1IFG.0 to P1IFG.7 <sup>(2)(4)</sup>	maskable	0FFE4h	18
			0FFE2h	17
			0FFE0h	16
See <sup>(7)</sup>			0FFDEh	15
See <sup>(8)</sup>			0FFDEh to 0FFC0h	14 to 0, lowest

(1) A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

(2) Multiple source flags

(3) (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

(4) Interrupt flags are located in the module.

(5) In SPI mode: UCB0RXIFG. In I2C mode: UCA0RXIFG, UCB0RXIFG, UCB0TXIFG.

(6) In UART/SPI mode: UCB0TXIFG. In I2C mode: UCB0RXIFG, UCB0TXIFG.

(7) This location is used as bootstrap loader security key (BSLSKEY). A 0xAA55 at this location disables the BSL completely. A zero (0h) disables the erasure of the flash if an invalid password is supplied.

(8) The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.

Interrupções:  
Causadas por  
hardware, indicam  
eventos que devem  
ser tratados



# EXCEÇÕES

## Interrupções:

O processador pára o que está fazendo, guarda o conteúdo do Program Counter e do Status Register, e executa a ISR correspondente

**Table 5. Interrupt Sources, Flags, and Vectors**

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range <sup>(1)</sup>	PORIFG RSTIFG WDTIFG KEYV <sup>(2)</sup>	Reset	0FFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG <sup>(2)(3)</sup>	(non)-maskable (non)-maskable (non)-maskable	0FFFCh	30
Timer1_A3	TA1CCR0 CCIFG <sup>(4)</sup>	maskable	0FFFAh	29
Timer1_A3	TA1CCR2 TA1CCR1 CCIFG, TAIFG <sup>(2)(4)</sup>	maskable	0FFF8h	28
Comparator_A+	CAIFG <sup>(4)</sup>	maskable	0FFF6h	27
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer0_A3	TA0CCR0 CCIFG <sup>(4)</sup>	maskable	0FFF2h	25
Timer0_A3	TA0CCR2 TA0CCR1 CCIFG, TAIFG <sup>(5)(4)</sup>	maskable	0FFF0h	24
USCI_A0/USCI_B0 receive USCI_B0 I2C status	UCA0RXIFG, UCB0RXIFG <sup>(2)(5)</sup>	maskable	0FFEEh	23
USCI_A0/USCI_B0 transmit USCI_B0 I2C receive/transmit	UCA0TXIFG, UCB0TXIFG <sup>(2)(6)</sup>	maskable	0FFECh	22
ADC10 (MSP430G2x53 only)	ADC10IFG <sup>(4)</sup>	maskable	0FFEAh	21
			0FFE8h	20
I/O Port P2 (up to eight flags)	P2IFG.0 to P2IFG.7 <sup>(2)(4)</sup>	maskable	0FFE6h	19
I/O Port P1 (up to eight flags)	P1IFG.0 to P1IFG.7 <sup>(2)(4)</sup>	maskable	0FFE4h	18
			0FFE2h	17
			0FFE0h	16
See <sup>(7)</sup>			0FFDEh	15
See <sup>(8)</sup>			0FFDEh to 0FFC0h	14 to 0, lowest

(1) A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

(2) Multiple source flags

(3) (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

(4) Interrupt flags are located in the module.

(5) In SPI mode: UCB0RXIFG. In I2C mode: UCA0RXIFG, UCB0RXIFG, ICSTTIFG, UCSTPIFG.

(6) In UART/SPI mode: UCB0TXIFG. In I2C mode: UCB0RXIFG, UCB0TXIFG.

(7) This location is used as bootstrap loader security key (BSLSKEY). A 0xAA55 at this location disables the BSL completely. A zero (0h) disables the erasure of the flash if an invalid password is supplied.

(8) The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.

# EXCEÇÕES

Table 5. Interrupt Sources, Flags, and Vectors

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range <sup>(1)</sup>	PORIFG RSTIFG WDTIFG KEYV <sup>(2)</sup>	Reset	0FFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG <sup>(2)(3)</sup>	(non)-maskable (non)-maskable (non)-maskable	0FFFCh	30
Timer1_A3	TA1CCR0 CCIFG <sup>(4)</sup>	maskable	0FFFAh	29
Timer1_A3	TA1CCR2 TA1CCR1 CCIFG, TAIFG <sup>(2)(4)</sup>	maskable	0FFF8h	28
Comparator_A+	CAIFG <sup>(4)</sup>	maskable	0FFF6h	27
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer0_A3	TA0CCR0 CCIFG <sup>(4)</sup>	maskable	0FFF2h	25
Timer0_A3	TA0CCR2 TA0CCR1 CCIFG, TAIFG <sup>(5)(4)</sup>	maskable	0FFF0h	24
USCI_A0/USCI_B0 receive USCI_B0 I2C status	UCA0RXIFG, UCB0RXIFG <sup>(2)(5)</sup>	maskable	0FFEEh	23
USCI_A0/USCI_B0 transmit USCI_B0 I2C receive/transmit	UCA0TXIFG, UCB0TXIFG <sup>(2)(6)</sup>	maskable	0FFECh	22
ADC10 (MSP430G2x53 only)	ADC10IFG <sup>(4)</sup>	maskable	0FFEAh	21
			0FFE8h	20
I/O Port P2 (up to eight flags)	P2IFG.0 to P2IFG.7 <sup>(2)(4)</sup>	maskable	0FFE6h	19
I/O Port P1 (up to eight flags)	P1IFG.0 to P1IFG.7 <sup>(2)(4)</sup>	maskable	0FFE4h	18
			0FFE2h	17
			0FFE0h	16
See <sup>(7)</sup>			0FFDEh	15
See <sup>(8)</sup>			0FFDEh to 0FFC0h	14 to 0, lowest

(1) A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

(2) Multiple source flags

(3) (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

(4) Interrupt flags are located in the module.

(5) In SPI mode: UCB0RXIFG. In I2C mode: UCA0RXIFG, UCB0RXIFG, ICSTTIFG, UCSTPIFG.

(6) In UART/SPI mode: UCB0TXIFG. In I2C mode: UCA0TXIFG, UCB0TXIFG.

(7) This location is used as bootstrap loader security key (BSLSKEY). A 0xAA55 at this location disables the BSL completely. A zero (0h) disables the erasure of the flash if an invalid password is supplied.

(8) The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.

Interrupções:

ISR é uma *interrupt service routine*, uma função ou subrotina chamada por hardware



# EXCEÇÕES

**Table 5. Interrupt Sources, Flags, and Vectors**

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range <sup>(1)</sup>	PORIFG RSTIFG WDTIFG KEYV <sup>(2)</sup>	Reset	0FFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG <sup>(2)(3)</sup>	(non)-maskable (non)-maskable (non)-maskable	0FFFCh	30
Timer1_A3	TA1CCR0 CCIFG <sup>(4)</sup>	maskable	0FFFAh	29
Timer1_A3	TA1CCR2 TA1CCR1 CCIFG, TAIFG <sup>(2)(4)</sup>	maskable	0FFF8h	28
Comparator_A+	CAIFG <sup>(4)</sup>	maskable	0FFF6h	27
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer0_A3	TA0CCR0 CCIFG <sup>(4)</sup>	maskable	0FFF2h	25
Timer0_A3	TA0CCR2 TA0CCR1 CCIFG, TAIFG <sup>(5)(4)</sup>	maskable	0FFF0h	24
USCI_A0/USCI_B0 receive USCI_B0 I2C status	UCA0RXIFG, UCB0RXIFG <sup>(2)(5)</sup>	maskable	0FFEEh	23
USCI_A0/USCI_B0 transmit USCI_B0 I2C receive/transmit	UCA0TXIFG, UCB0TXIFG <sup>(2)(6)</sup>	maskable	0FFECh	22
ADC10 (MSP430G2x53 only)	ADC10IFG <sup>(4)</sup>	maskable	0FFEAh	21
			0FFE8h	20
I/O Port P2 (up to eight flags)	P2IFG.0 to P2IFG.7 <sup>(2)(4)</sup>	maskable	0FFE6h	19
I/O Port P1 (up to eight flags)	P1IFG.0 to P1IFG.7 <sup>(2)(4)</sup>	maskable	0FFE4h	18
			0FFE2h	17
			0FFE0h	16
See <sup>(7)</sup>			0FFDEh	15
See <sup>(8)</sup>			0FFDEh to 0FFC0h	14 to 0, lowest

(1) A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

(2) Multiple source flags

(3) (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

(4) Interrupt flags are located in the module.

(5) In SPI mode: UCB0RXIFG. In I2C mode: UCA0RXIFG, UCB0RXIFG, UCSTPIFG.

(6) In UART/SPI mode: UCB0TXIFG. In I2C mode: UCA0TXIFG, UCB0TXIFG.

(7) This location is used as bootstrap loader security key (BSLSKEY). A 0xAA55 at this location disables the BSL completely. A zero (0h) disables the erasure of the flash if an invalid password is supplied.

(8) The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.

Interrupções também  
podem "acordar" o  
processador de um  
estado de baixo  
consumo



# EXCEÇÕES

Table 5. Interrupt Sources, Flags, and Vectors

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range <sup>(1)</sup>	PORIFG RSTIFG WDTIFG KEYV <sup>(2)</sup>	Reset	0FFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG <sup>(2)(3)</sup>	(non)-maskable (non)-maskable (non)-maskable	0FFFCh	30
Timer1_A3	TA1CCR0 CCIFG <sup>(4)</sup>	maskable	0FFFAh	29
Timer1_A3	TA1CCR2 TA1CCR1 CCIFG, TAIFG <sup>(2)(4)</sup>	maskable	0FFF8h	28
Comparator_A+	CAIFG <sup>(4)</sup>	maskable	0FFF6h	27
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer0_A3	TA0CCR0 CCIFG <sup>(4)</sup>	maskable	0FFF2h	25
Timer0_A3	TA0CCR2 TA0CCR1 CCIFG, TAIFG <sup>(5)(4)</sup>	maskable	0FFF0h	24
USCI_A0/USCI_B0 receive USCI_B0 I2C status	UCA0RXIFG, UCB0RXIFG <sup>(2)(5)</sup>	maskable	0FFEEh	23
USCI_A0/USCI_B0 transmit USCI_B0 I2C receive/transmit	UCA0TXIFG, UCB0TXIFG <sup>(2)(6)</sup>	maskable	0FFECh	22
ADC10 (MSP430G2x53 only)	ADC10IFG <sup>(4)</sup>	maskable	0FFEAh	21
			0FFE8h	20
I/O Port P2 (up to eight flags)	P2IFG.0 to P2IFG.7 <sup>(2)(4)</sup>	maskable	0FFE6h	19
I/O Port P1 (up to eight flags)	P1IFG.0 to P1IFG.7 <sup>(2)(4)</sup>	maskable	0FFE4h	18
			0FFE2h	17
			0FFE0h	16
See <sup>(7)</sup>			0FFDEh	15
See <sup>(8)</sup>			0FFDEh to 0FFC0h	14 to 0, lowest

(1) A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

(2) Multiple source flags

(3) (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

(4) Interrupt flags are located in the module.

(5) In SPI mode: UCB0RXIFG. In I2C mode: UCA0RXIFG, UCB0RXIFG, ICSTTIFG, UCSTPIFG.

(6) In UART/SPI mode: UCB0TXIFG. In I2C mode: UCB0RXIFG, UCB0TXIFG.

(7) This location is used as bootstrap loader security key (BSLSKEY). A 0xAA55 at this location disables the BSL completely. A zero (0h) disables the erasure of the flash if an invalid password is supplied.

(8) The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.

Resets:

Gerados por  
hardware ou pelo  
Watchdog Timer,  
reiniciam todo o  
sistema

# EXCEÇÕES

**Table 5. Interrupt Sources, Flags, and Vectors**

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range <sup>(1)</sup>	PORIFG RSTIFG WDTIFG KEYV <sup>(2)</sup>	Reset	0FFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG <sup>(2)(3)</sup>	(non)-maskable (non)-maskable (non)-maskable	0FFFCh	30
Timer1_A3	TA1CCR0 CCIFG <sup>(4)</sup>	maskable	0FFFAh	29
Timer1_A3	TA1CCR2 TA1CCR1 CCIFG, TAIFG <sup>(2)(4)</sup>	maskable	0FFF8h	28
Comparator_A+	CAIFG <sup>(4)</sup>	maskable	0FFF6h	27
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer0_A3	TA0CCR0 CCIFG <sup>(4)</sup>	maskable	0FFF2h	25
Timer0_A3	TA0CCR2 TA0CCR1 CCIFG, TAIFG <sup>(5)(4)</sup>	maskable	0FFF0h	24
USCI_A0/USCI_B0 receive USCI_B0 I2C status	UCA0RXIFG, UCB0RXIFG <sup>(2)(5)</sup>	maskable	0FFEEh	23
USCI_A0/USCI_B0 transmit USCI_B0 I2C receive/transmit	UCA0TXIFG, UCB0TXIFG <sup>(2)(6)</sup>	maskable	0FFECh	22
ADC10 (MSP430G2x53 only)	ADC10IFG <sup>(4)</sup>	maskable	0FFEAh	21
			0FFE8h	20
I/O Port P2 (up to eight flags)	P2IFG.0 to P2IFG.7 <sup>(2)(4)</sup>	maskable	0FFE6h	19
I/O Port P1 (up to eight flags)	P1IFG.0 to P1IFG.7 <sup>(2)(4)</sup>	maskable	0FFE4h	18
			0FFE2h	17
			0FFE0h	16
See <sup>(7)</sup>			0FFDEh	15
See <sup>(8)</sup>			0FFDEh to 0FFC0h	14 to 0, lowest

(1) A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

(2) Multiple source flags

(3) (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

(4) Interrupt flags are located in the module.

(5) In SPI mode: UCB0RXIFG. In I2C mode: UCA0IFG, UCNACKIFG, ICSTTIFG, UCSTPIFG.

(6) In UART/SPI mode: UCB0TXIFG. In I2C mode: UCB0RXIFG, UCB0TXIFG.

(7) This location is used as bootstrap loader security key (BSLSKEY). A 0xAA55 at this location disables the BSL completely. A zero (0h) disables the erasure of the flash if an invalid password is supplied.

(8) The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.

Endereços das ISRs  
(incluindo a de Reset)  
são guardados em  
uma vector table, ao  
final da memória de  
programa  
(0xFFC0-0xFFFF)



# EXCEÇÕES

**Table 5. Interrupt Sources, Flags, and Vectors**

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range <sup>(1)</sup>	PORIFG RSTIFG WDTIFG KEYV <sup>(2)</sup>	Reset	0FFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG <sup>(2)(3)</sup>	(non)-maskable (non)-maskable (non)-maskable	0FFFCh	30
Timer1_A3	TA1CCR0 CCIFG <sup>(4)</sup>	maskable	0FFFAh	29
Timer1_A3	TA1CCR2 TA1CCR1 CCIFG, TAIFG <sup>(2)(4)</sup>	maskable	0FFF8h	28
Comparator_A+	CAIFG <sup>(4)</sup>	maskable	0FFF6h	27
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer0_A3	TA0CCR0 CCIFG <sup>(4)</sup>	maskable	0FFF2h	25
Timer0_A3	TA0CCR2 TA0CCR1 CCIFG, TAIFG <sup>(5)(4)</sup>	maskable	0FFF0h	24
USCI_A0/USCI_B0 receive USCI_B0 I2C status	UCA0RXIFG, UCB0RXIFG <sup>(2)(5)</sup>	maskable	0FFEEh	23
USCI_A0/USCI_B0 transmit USCI_B0 I2C receive/transmit	UCA0TXIFG, UCB0TXIFG <sup>(2)(6)</sup>	maskable	0FFECh	22
ADC10 (MSP430G2x53 only)	ADC10IFG <sup>(4)</sup>	maskable	0FFEAh	21
			0FFE8h	20
I/O Port P2 (up to eight flags)	P2IFG.0 to P2IFG.7 <sup>(2)(4)</sup>	maskable	0FFE6h	19
I/O Port P1 (up to eight flags)	P1IFG.0 to P1IFG.7 <sup>(2)(4)</sup>	maskable	0FFE4h	18
			0FFE2h	17
			0FFE0h	16
See <sup>(7)</sup>			0FFDEh	15
See <sup>(8)</sup>			0FFDEh to 0FFC0h	14 to 0, lowest

(1) A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

(2) Multiple source flags

(3) (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

(4) Interrupt flags are located in the module.

(5) In SPI mode: UCB0RXIFG. In I2C mode: UCA0RXIFG, UCB0RXIFG, UCSTPIFG.

(6) In UART/SPI mode: UCB0TXIFG. In I2C mode: UCA0TXIFG, UCB0TXIFG.

(7) This location is used as bootstrap loader security key (BSLSKEY). A 0xAA55 at this location disables the BSL completely. A zero (0h) disables the erasure of the flash if an invalid password is supplied.

(8) The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.

Se duas ou mais ISRs  
são chamadas, a  
ordem de execução  
é definida pela vector  
table, a partir do  
endereço mais alto