

FRDM-i.MX 93 Development Board

Table of Content

Page 1	Cover
Page 2	BLOCK DIAGRAM
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	LPDDR4/X
Page 6	CPU IO/PHY
Page 7	CPU MISC
Page 8	eMMC
Page 9	BOOT CFG
Page 10	PMIC
Page 11	SYS PWR
Page 12	USB PD
Page 13	USB2 C
Page 14	ENET1
Page 15	ENET2
Page 16	LVDS to HDMI
Page 17	MIPI DSI/MIPI CSI
Page 18	M.2
Page 19	WIFI&BT&802.15.4
Page 20	EXP/MicroSD/ADC
Page 21	DEBUG/RTC/USB A/CAN
Page 22	NOTE
Page 23	IOMUX

- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- 2. Device type number is for reference only. The number varies with the manufacturer.
- 3. Special signal usage:
 - _B Denotes Active-Low Signal
 - or [] Denotes Vectored Signals
- 4. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


Preliminary - Subject to Change without Notice!

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.


Revision History

Rev. Code	Date	Ву	Description
Α	2024-05-16	FORLINX	Initial version.
В	2024-06-19	FORLINX	P13 power supply network VSD3V3 reconnected. PHYL_LED1_CFG_LD00 Network Dropdown. Correct VDD_3V to VDD_3V3. Modify the default up and down status of ENET1 and ENET2 indicator lights. I2C3 multiplexing pin modified to GPI0_IO28 and GPI0_IO29. Assemble R2832, R2834, R2836, R2838 and remove R2833, R2835, R2837, R2839. Correct U719 IT6263 P14 network name to PCADR. U732 changed from SGM2526 to SGM2575. U733 P4 VCP pulled up to VIN through a 10K resistor. Assemble R2585 and change R2588 to a 20K. R3042, R3043 changed to 1MΩ.
B1	2024-10-10	NXP	Send to release.

N		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
	ture in who	proprietary to NXP and shall not be used for engineering design le or in part without the express written permission of NXP Semi Classification:	
Designer: FORLINX	Drawin	FRDM-IMX93	
Drawn by: FORLINX	Page T	Title and Rev History	
Approved: NXP SE	Size C	Document Number SCH-94611 PDF: SPF-94611	Rev B1
	Date:	Thursday October 10, 2024 Sheet 1 of	23




i.MX93 PWR





	(P	6501 W Austin,	controller I illiam Cannon Dr IX 78735-8598	ive West				
	cture in wh	n proprietary to NXP an ole or in part without the Classification: g Title: FRDM-	express written					ors. < <u>PUBI</u>
Drawn by: FORLINX	Page 1	itle: CPU PW	R					
Approved: NXP SE	Size C	Document Number	SCH-94611 P	DF: SPF-946	11			Rev B1
	Date:	Thursday, October 1	0, 2024	Sheet	4	of	23	

LPDDR4/X



LPDDR4X: 2GB (x16)





Power Supply Voltage Sequence:


RESET_n is held LOW. VDD1 >= VDD2 VDD2 >= VDDQ-200mV


Power ramp duration tINITO (Tb-Ta) must not exceed 20ms.


	XP		ntroller Product (m Cannon Drive West 78735-8598	Group	
		n proprietary to NXP and shole or in part without the ex			onductors.
NXP SEMICON	IDUCTORS Drawin	Classification:	<fcp></fcp>	Α	<pubi></pubi>
Designer:	IDUCTORS Drawin			Α	<pubi></pubi>
NXP SEMICON Designer: FORLINX Drawn by: FORLINX	Drawin Page T	FRDM-IN		A	<pubi></pubi>


i.MX93 10/PHY











Microcontroller Product Group

6501 William Cannon Drive West
Auslin, TX 78758-6588

This document contains information proprietary to NXP and thail not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

© NXP SEMICONDUCTORS

Classification:

Classification:

FRDM-IMX93

Drawing Title:

FRDM-IMX93

Drawing Title:

FRDM-IMX93

Drawing Title:

FRDM-IMX93

Drawing Size

Document Number

SCH-94611 PDF: SPF-94611

Bit Port Size

NXP SE

C

SCH-94611 PDF: SPF-94611

Bit Port Size

SCH-94611 PDF: SPF-94611


Bit Port Size

SCH-94611

Bit Port Size


SCH-


i.MX93 MISC



	XP	6501 Willia	ontroller Product (am Cannon Drive West 78735-8598	Group	
procurement or man	ufacture in wh		shall not be used for engine express written permission o		nductors.
O NXP SEMICON	IDUCTORS	Classification:	<fcp></fcp>	Α	<pub< th=""></pub<>
Designer: FORLINX	Drawin	g Title: FRDM-11	MX93		
Drawn by: FORLINX	Page 1	CPU MISC			
Approved: NXP SE	Size C	Document Number	SCH-94611 PDF: SPF-946	511	Rev B1
	Date:	Thursday, October 10.	2024 Sheet	7 of	23

FLASH: eMMC <5.1>






	XP		roller Product (Cannon Drive West 35-8598	Group	
	nufacture in wh	ole or in part without the expre			nductors.
Designer: FORLINX	Drawin				- Cr Obio
Drawn by: FORLINX	Page 1	itle: eMMC			
Approved: NXP SE	Size C	Document Number SCH	-94611 PDF: SPF-946	11	Rev B1


Boot Mode and CFG Switch


i.MX93 BOOT MODE

1.111/1/0 00	OTHODE		
BOOT_MODE[3:0]	BOOT CORE	BOOT DEVICE	COMMENT
0000	Cortex-A55	From internal fuses	
0001	Cortex-A55	Serial Downloader	USB1/2
0010	Cortex-A55	USDHC1 8-bit eMMC 5.1	
0011	Cortex-A55	USDHC2 4-bit SD3.0	
0100	Cortex-A55	FlexSPI Serial NOR	with SFDP (JESD-216) discoverable parameters
0101	Cortex-A55	FlexSPI Serial NAND 2K page	
0110	Cortex-A55	Infinite Loop	
0111	Cortex-A55	Test Mode	
1000	Cortex-M33	From internal fuses	1100.4
1001	Cortex-M33	Serial Downloader	USB1
1010	Cortex-M33	USDHC1 8-bit eMMC 5.1	
1011	Cortex-M33	USDHC2 4-bit SD3.0	W 0500 (1500 040) II
1100	Cortex-M33	FlexSPI Serial NOR	with SFDP (JESD-216) discoverable parameters
1101 1110	Cortex-M33 Cortex-M33	FlexSPI Serial NAND 2K page	
1111	Cortex-M33	Infinite Loop Test Mode	
1111	OUI (EX-IVIOS	I GOT INIONG	









For example, when Vn.x=0.3V, Vx.n=0.3V, and then board id is V2.1


Board ID Vn.x


Item	Rup	Rdown	ADC	VOL	VERSION
LEVEL1	DNP	100K	0	ov	VAx
LEVEL2	100K	20K	682	0.3V	VBx
LEVEL3	100K	51K	1365	0.6V	VCx
LEVEL4	100K	100K	2047	0.9V	VDx
LEVEL5	100K	200K	2730	1.2V	VEx
LEVEL6	100K	499K	3412	1.5V	VFx
LEVEL7	100K	DNP	4095	1.8V	VGx


Board ID Vx.n


Item	Rup	Rdown	ADC	VOL	VERSION
LEVEL1	DNP	100K	o	ov	Vx
LEVEL2	100K	20K	682	0.3V	Vx1
LEVEL3	100K	51K	1365	0.6V	Vx2
LEVEL4	100K	100K	2047	0.9V	Vx3
LEVEL5	100K	200K	2730	1.2V	Vx4
LEVEL6	100K	499K	3412	1.5V	Vx5
LEVEL7	100K	DNP	4095	1.8V	Vx6

			roller Product (aroup	
		6501 William C Austin, TX 787	annon Drive West 35-8598		
		n proprietary to NXP and shall ble or in part without the expres			onductors.
NXP SEMICO	NDUCTORS	Classification:	<fcp></fcp>	A	<pub< th=""></pub<>
Designer:	Drawin				
	Drawin	FRDM-IMX	(93		
Designer: FORLINX Drawn by:	Drawin Page T	FRDM-IMX	(93		
Designer: FORLINX	Drawin	FRDM-IMX	(93		
Designer: FORLINX Drawn by:	Drawin	FRDM-IMX itle: BOOT CFG Document Number	(93 -94611 PDF: SPF-946		Rev














		Microconti	roller Product (Group			
		6501 William Co Austin, TX 7873	6501 William Cannon Drive West Austin, TX 78735-8598				
procurement or manufa	cture in who	proprietary to NXP and shall r le or in part without the expres	s written permission o				
O NXP SEMICONDU	JCTORS	Classification:	<fcp></fcp>	A	<pubi< th=""></pubi<>		
Designer:	Drawing						
FORLINX		FRDM-IMX	93				
Drawn by:	Page Tr	tle:					
FORLINX		USB PD					
		Document Number			Rev		
Approved:	Size						
Approved: NXP SE	Size C		94611 PDF: SPF-946	11	B1		























NOTE:

I2C DEV TABLE

BOARD	PART	DEVICE	12C ADDR <7bit>	PORT	SPEED AMUS From	VOL	DESCRIPTION		
	U719 P8 U748	IT6263 PCAL6408AHK	0x4C (0b'1001100x) 0x20 (0b'0100000x)	I2C1	1MHz Fm+ 400KHz 1MHz Fm+	3.3V 1.8V 1.8V	LVDS to HDMI M.2 / NGFF KEY-E IO EXP for IRQ/OUTPUT	IO EXP: PCAL6408AEX1Z	0x20 (0b'0100000x)
	U701 U725 U10	PCA9451AHN PCAL6524HEAZ AT24C256D	0x25 (0b'0100101x) 0x22 (0b'01000[10]x) 0x50 (0b'1010000x)	12C2 12C2	1MHz Fm+ 1MHz Fm+ 1MHz Fm+	3.3V 3.3V 3.3V	PMIC IO EXP for IRQ/OUTPUT EEPROM		
	U712 U705 U710 U740 P6 P7	PTN5110NHQZ PTN5110NHQZ NX20P3483UK PCF2131TF	0x50 (0b'10100[00]x) 0x52 (0b'10100[10]x) 0x71 (0b'11100[01]x) 0x53 (0b'1010011x)	2C3 / 2C1/4 2C3 / 2C1/4	1MHz Fm+ 1MHz Fm+ 1MHz Fm+ 400KHz 400KHz 400KHz	3.3V 3.3V 3.3V 3.3V 3.3V	USB C PD PHY USB C PD PHY USB Load Switch Ext RTC MIPI CSI Camera CTP/LCD < MIPI DSI>	Camera: AR1335 Camera: AR0144 Ext ISP: AP1302 IO EXP: ADP5585ACPZ-01-R7 Display panel Touch: GT911	0x36 (0b'0110110x) 0x10 (0b'0010000x) 0x3C (0b'0111100x) 0x34 (0b'0110100x) 0x45 (0b'1000101x) 0x14 (0b'0010100x)

N		6501 W	Microcontroller Product Group 6501 William Cannon Drive West Austin. TX 78735-8598						
	acture in who	ole or in part without the	e express written p		of NXP		conducti	ors.	
Designer: FORLINX	Drawin	Title:	-IMX93	<u> </u>					
Drawn by: FORLINX	Page T	itle: NOTE							
Approved: NXP SE	Size C	Document Number	SCH-94611 PDF	: SPF-94	1611			Rev B1	
	Date:	Thursday, October	10, 2024	Sheet	22	of	23		

i.MX93 IOMUX:

PAD	Alt0	Alt1	Alt2	Alt3	Alt4	Alt5	Alt6	Alt7	DEF MUX	PS F	PE	IS
XTALI XTALO STBY REQ ON_REQ FF B	bbsmmix.RTC bbsmmix.PMIC_STBY_REC bbsmmix.PMIC_ON_REQ bbsmmix.ONOFF bbsmmix.POR_B bbsmmix.TAMPER0								bbsmmix.RTC ccmsrcgpcmix.PMIC_STBY_REQ bbsmmix.PMIC_ON_REQ bbsmmix.PON_FF bbsmmix.POR_B bbsmmix.POR_B			
R0 R1 D00	bbsmmix.TAMPER0 bbsmmix.TAMPER1 gpio2.IO[0]	i2c3.SDA	isi.PCLK	lcdif.PCLK	spi6.PCS0	uart5.TX	i2c5.SDA	flexio1.FLEXIO[0]	bbsmmix.TAMPER0 bbsmmix.TAMPER1 qpio2.IO[0]			
001	gpio2.IO[1] gpio2.IO[2] gpio2.IO[3] gpio2.IO[4]	i2c3.SCL	isi.D[0]	lcdif.DE lcdif.VSYNC	spi6.SIN	uart5.RX	i2c5.SCL	flexio1.FLEXIO[1]	gpio2.IO(1) gpio2.IO(1) gpio2.IO(2) gpio2.IO(3) gpio2.IO(4)			
003 004	gpio2.IO[3] gpio2.IO[4]	i2c4.SCL tpm3.CH0	isi.LINE_VĀLID	lcdif.HSYNC lcdif.D[0]	spi6.SCK spi7.PCS0	uart5.RTS_B uart6.TX	i2c6.SCL i2c6.SDA	flexio1.FLEXIO[3] flexio1.FLEXIO[4]	gpio2.IO[3] gpio2.IO[4]			
005	gpio2.IO[5] gpio2.IO[6] gpio2.IO[7] gpio2.IO[8] gpio2.IO[9]	ipm4.CH0 ipm5.CH0 spi3.PCS1 spi3.PCS0 spi3.FCS0	pdm.BIT_STREAM[0] pdm.BIT_STREAM[1]	Icdif.D[1]	spi7.SIN	uart6.RX	i2c6.SCL	flexio1.FLEXIO[5]	gpio2.10[5] gpio2.10[6] gpio2.10[7] gpio2.10[8] gpio2.10[9]			
007 008 009	gpio2.IO[7] gpio2.IO[8]	spi3.PCS1 spi3.PCS0	isi.D[1] isi.D[2] isi.D[3]	Icdif.D[3] Icdif.D[4] Icdif.D[5]	spi7.SCK tpm6.CH0 tpm3.EXTCLK	uart6.RTS_B uart7.TX uart7.RX	1207.SCL 1207.SCL 1207.SCL	flexio1.FLEXIO[7] flexio1.FLEXIO[8] flexio1.FLEXIO[9]	gpio2.IO[7] gpio2.IO[8]			
O09 O10	gpio2.IO[9] gpio2.IO[10]	spi3.SIN spi3.SOUT	isi.D[3] isi.D[4] isi.D[5]	lcdif.D[5] lcdif.D[6]	tpm3.EXTCLK tpm4.EXTCLK	uart7.RX uart7.CTS_B	i2c7.SCL i2c8.SDA	flexio1.FLEXIO[9] flexio1.FLEXIO[10]	gpio2.IO[9] gpio2.IO[10]			
O10 O11 O12 O13	gpio2.IO[10] gpio2.IO[11] gpio2.IO[12] gpio2.IO[13]	spi3.SOUT spi3.SCK tpm3.CH2 tpm4.CH2	isi.D[5] pdm.BIT_STREAM[2] pdm.BIT_STREAM[3]	lcdif.D[6] lcdif.D[7] lcdif.D[8] lcdif.D[9]	tpm4.EXTCLK tpm5.EXTCLK spi8.PCS0 spi8.SIN	uart7.CTS_B uart7.RTS_B uart8.TX_ uart8.TX_ uart8.RX	i2c8.SDA i2c8.SCL i2c8.SDA i2c8.SCL	flexio1.FLEXIO[10] flexio1.FLEXIO[11] sai3.RX SYNC flexio1.FLEXIO[13]	gpio2.IO[3] gpio2.IO[11] gpio2.IO[12] gpio2.IO[13]			
013 014	gpio2.IO[13] gpio2.IO[14] gpio2.IO[15]	tpm4.CH2 uart3.TX	isi.D[6]	lcdif.D[9]	spi8.SIN spi8.SOUT spi8.SCK	uart8.RX uart8.CTS_B uart8.RTS_B	i2c8.SCL uart4.TX	flexio1.FLEXIO[13] flexio1.FLEXIO[14]	gpio2.IO[13] gpio2.IO[14]			
014 015 016 017	gpio2.IO[15] gpio2.IO[16] gpio2.IO[17]	uart3.TX uart3.TX sai3.TX BCLK sai3.MCLK	isi.D[7] pdm.BIT_STREAM[2] isi.D[8]	lcdif.D[10] lcdif.D[11] lcdif.D[12] lcdif.D[13]	uart3.CTS_B uart3.RTS_B	spi4.PCS2 spi4.PCS1	uart4.TX uart4.RX uart4.CTS_B uart4.RTS_B	flexio1.FLEXIO[14] flexio1.FLEXIO[15] flexio1.FLEXIO[16] flexio1.FLEXIO[17]	gpio2.IO(14) gpio2.IO(15] gpio2.IO(15) gpio2.IO(17)			
018	gpio2.IO[17] gpio2.IO[18]	sai3.RV_RCLK sai3.RX_BCLK	ISI.D[9]	lodif.D[14]	spi5.PCS0	spi4.PCS0	tpm5.CH2 tpm6.CH2	flexio1.FLEXIO[17] flexio1.FLEXIO[18]	gpio2.IO[17] gpio2.IO[18]			
IO18 IO19 IO20 IO21	gpio2.IO[18] gpio2.IO[19] gpio2.IO[20] gpio2.IO[21]	sai3.RX BCLK sai3.RX SYNC sai3.RX_DATA(0) sai3.TX_DATA(0)	pdm.BII_STREAM[0]	lcdif.D[14] lcdif.D[15] lcdif.D[16] lcdif.D[17]	spi5.PCS0 spi5.SIN spi5.SOUT spi5.SCK	spi4.PCS0 spi4.SIN spi4.SOUT spi4.SCK	tpm3.CH1	flexio1.FLEXIO[18] sai3.TX_DATA[0] flexio1.FLEXIO[20] sai3.RX_BCLK	gpio2.IO[18] gpio2.IO[19] gpio2.IO[20] gpio2.IO[21]			
O22 O23	gpio2.IO[22] gpio2.IO[23]	usdhc3.CLK usdhc3.CMD	spdif1.IN spdif1.OUT	Icdif.D[18]	tpm5.CH1 tpm6.CH1	tpm6.EXTCLK	i2c5.SDA i2c5.SCI	flexio1.FLEXIO[22] flexio1 FLEXIO[23]	gpio2.IO[22] gpio2.IO[22]			
IO24 IO25 IO26	gpio2.IO[24] gpio2.IO[25]	usdhc3.CLK usdhc3.CMD usdhc3.DATA0 usdhc3.DATA1	can2.TX pdm.BIT_STREAM[1]	lcdif.D[18] lcdif.D[19] lcdif.D[20] lcdif.D[21] lcdif.D[22]	tpm5.CH1 tpm6.CH1 tpm3.CH3 tpm4.CH3 tpm5.CH3	dap.TDO_TRACESWO dap.TCLK_SWCLK dap.TDI	i2c5.SDA i2c5.SCL spi6.PCS1 spi7.PCS1 spi8.PCS1	flexio1.FLEXIO[22] flexio1.FLEXIO[23] flexio1.FLEXIO[24] flexio1.FLEXIO[25] sai3.TX_SYNC	giola: O(21) giola: O(22) giola: O(23) giola: O(24) giola: O(24) giola: O(25) giola: O(27) giola: O(27) giola: O(28)			
O26 O27	gpio2.IO[24] gpio2.IO[25] gpio2.IO[26] gpio2.IO[27] gpio2.IO[28]	usdhc3.DATA2 usdhc3.DATA3 i2c3.SDA	pdm.BIT_STREAM[1] can2.RX	lcdif.D[22] lcdif.D[23]	tpm5.CH3 tpm6.CH3	dap.TDI dap.TMS_SWDIO	spi8.PCS1 spi5.PCS1	sai3.TX_SYNC flexio1.FLEXIO[27]	gpio2.IO[26] gpio2.IO[27]			
IO26 IO27 IO28 IO29 CLKO1	gpio2.IO[28] gpio2.IO[29] ccmsrcgpcmix.CLKO1	i2c3.SDA i2c3.SCL		' '		_		flexio1.FLEXIO[27] flexio1.FLEXIO[28] flexio1.FLEXIO[29]	gpio2.IO[28] gpio2.IO[29]			
CLKO1 CLKO2 CLKO3	ccmsrcgpcmix.CLKO1 ccmsrcgpcmix.CLKO2 ccmsrcgpcmix.CLKO3				flexio1.FLEXIO[26] flexio1.FLEXIO[27] flexio2.FLEXIO[28]	gpio3.IO[26] gpio3.IO[27] gpio4.IO[28]			gpio2.IO[29] ccmsrcgpcmix.CLKO1 ccmsrcgpcmix.CLKO2 gpio4.IO[28]			
CLKO4	ccmsrcgpcmix.CLKO4			0 TV	flexio2.FLEXIO[28] flexio2.FLEXIO[29] flexio2.FLEXIO[30]	gpio4.IO[28] gpio4.IO[29] gpio3.IO[28]	dE DV		gpio4.IO[29]			
MS_SWDIO	dap.TMS_SWDIO	mqs2.LEFT		can2.TX	flexio2.FLEXIO[30] flexio2.FLEXIO[31] flexio1.FLEXIO[30]	gpio3.IO[28] gpio3.IO[29] gpio3.IO[30]	uart5.RX uart5.RTS_B uart5.CTS_B		dap.TMS_SWDIO			
MS_SWDIO CLK_SWCLK DO_TRACESWO MDC	dap.TMS SWDIO dap.TCLK SWCLK dap.TDO_TRACESWO enet_qos.MDC enet_qos.MDIO enet_qos.RGMII_TD3 enet_qos.RGMII_TD3	mqs2.RIGHT	i3c2 SCI	can2.RX	flexio1.FLEXIO[31]	gpio3.IO[30] gpio3.IO[31] gpio4.IO[0]	uart5.CTS_B uart5.TX		dap. TMS sWDIO dap. TCLK SWCILK dap. TCLK SWCILK dap. TDO TRACESWO gplo4.10[0] gplo4.10[1] gplo4.10[2] gplo4.10[2]			
MDIO TD3 TD2	enet_qos.MDIO enet_qos.RGMII_TD3	uart3.RIN_B	i3c2.SCL i3c2.SDA can2.TX can2.RX	usb1.OTG_ID usb1.OTG_PWR usb2.OTG_ID usb2.OTG_OC	flexio2.FLEXIO[0] flexio2.FLEXIO[1] flexio2.FLEXIO[2] flexio2.FLEXIO[3]	gpio3.IO[31] gpio4.IO[0] gpio4.IO[1] gpio4.IO[2] gpio4.IO[3]			gpio4.IO[1] gpio4.IO[2]			
TD2 TD1	enet_qos.RGMII_TD2 enet_qos.RGMII_TD1	enet_qos.TX_CLK/.ENET_REF_CLK_ROOT uart3.RTS_B	can2.RX i3c2.PUR	usb2.OTG_OC usb1.OTG_OC		gpio4.IO[3] gpio4.IO[4]	i3c2.PUR B		gpio4.IO[3] gpio4.IO[4]			
TD1 TD0 TX CTL	enet_qos.RGMII_TD1 enet_qos.RGMII_TD0 enet_qos.RGMII_TX_CTL enet_qos.RGMII_TXC		ISSEL OF	4351.514_55	flexio2.FLEXIO[5] flexio2.FLEXIO[6] flexio2.FLEXIO[7]	gpio4.IO[4] gpio4.IO[5] gpio4.IO[6] gpio4.IO[7]	IOUE.I GIT_D		gpio4.IO[4] gpio4.IO[5] gpio4.IO[6] gpio4.IO[7]			
TX CTL TXC RX CTL RXC	enet_qos.RGMII_TXC enet_qos.RGMII_RX_CTL	uart3.DTR_B enet_qos.TX_ER uart3.DSR_B		usb2.OTG PWR	I flexio2 ELEXIOI81	gpio4.IO[7] gpio4.IO[8]			gpio4.IO[7] gpio4.IO[8]			
RXC RD0 RD1	enet_qos.RGMII_TXC enet_qos.RGMII_RX_CTL enet_qos.RGMII_RXC enet_qos.RGMII_RD0 enet_qos.RGMII_RD1	enet_qos.RX_ER uart3.RX uart3.CTS_B		_	flexio2.FLEXIO[9] flexio2.FLEXIO[10] flexio2.FLEXIO[11]	gpio4.IO[8] gpio4.IO[9] gpio4.IO[10] gpio4.IO[11]			gpio4.IO(8) gpio4.IO(9) gpio4.IO(10) gpio4.IO(11)			
	enet_qos.RGMII_RD1 enet_qos.RGMII_RD2	uart3.CTS_B		lptmr2.ALT1 lptmr2.ALT2 lptmr2.ALT3		gpio4.IO[11] gpio4.IO[12]			gpio4.IO[11] gpio4.IO[12]			
RD3 MDC MDIO	enet_qos.RGMII_RD2 enet_qos.RGMII_RD3 enet2.MDC enet2.MDIO	uart4.DCB_B uart4.RIN_B	wakeupmix.flexspi_usdhc_tester_trigger sai2.RX_SYNC sai2.RX_BCLK	ıptmr2.ALT3	flexio2.FLEXIO[13] flexio2.FLEXIO[14] flexio2.FLEXIO[15]	gpio4.IO[12] gpio4.IO[13] gpio4.IO[14] gpio4.IO[15]			gpio4.IO[12] gpio4.IO[13] gpio4.IO[14] gpio4.IO[15]			
MDIO TD3	enet2.MDIO enet2.RGMII_TD3		sai2.RX_BCLK sai2.RX_DATA[0]		flexio2.FLEXIO[15] flexio2.FLEXIO[16] flexio2.FLEXIO[17]	gpio4.IO[15] gpio4.IO[16]			gpio4.IO[15] gpio4.IO[16]			
TD3 TD2 TD1	enet2.RGMII_TD3 enet2.RGMII_TD2 enet2.RGMII_TD1 enet2.RGMII_TD0 enet2.RGMII_TX_CTL	enet2.TX_CLK/ENET_REF_CLK_ROOT uart4.RTS_B uart4.TX_ uart4.DTR_B	sal2.RX DATA(0) sal2.RX DATA(1) sal2.RX DATA(1) sal2.RX DATA(2) sal2.RX DATA(3) sal2.TX_SYNC		flexio2.FLEXIO[17] flexio2.FLEXIO[18] flexio2.FLEXIO[19]	gpio4.IO(16] gpio4.IO(17] gpio4.IO(18] gpio4.IO(19] gpio4.IO(20]			gpio4.IO(16 gpio4.IO(17) gpio4.IO(18) gpio4.IO(19) gpio4.IO(20)			
TD0 TX_CTL	enet2.RGMII_TX_CTL	uart4.DTR_B	Sai2.TX_SYNC			gpio4.IO[19] gpio4.IO[20]			gpio4.IO[19] gpio4.IO[20]			
TXC RX_CTL RXC	enet2.RGMII_TXC enet2.RGMII_RX_CTL enet2.RGMII_RXC enet2.RGMII_RD0	enet2.TX_ER uart4.DSR_B enet2.RX_ER uart4.RX	saiz.TX_BCLK saiz.TX_DATA(0) saiz.TX_DATA(1) saiz.TX_DATA(2)		flexio2.FLEXIO[21] flexio2.FLEXIO[22] flexio2.FLEXIO[23] flexio2.FLEXIO[24]	gpio4.IO[21] gpio4.IO[22] gpio4.IO[23]			gpio4.IO[21] gpio4.IO[22] gpio4.IO[23]			
RXC RD0 RD1	enet2.RGMII_RD0	uart4.RX spriif1 IN	sai2.TX_DATA[2] sai2.TX_DATA[3]		flexio2.FLEXIO[23]	gpio4.IO[23] gpio4.IO[24] gpio4.IO[25]			gpio4.IO[23] gpio4.IO[24] gpio4.IO[25]			
RD1 RD2 RD3 K	enet2.RGMII_RD1 enet2.RGMII_RD2 enet2.RGMII_RD3	spdif1.IN uart4.CTS_B spdif1.OUT	sai2.TX_DATA[3] sai2.MCLK spdif1.IN	mqs2.RIGHT mqs2.LEFT	flexio2.FLEXIO[25] flexio2.FLEXIO[26] flexio2.FLEXIO[27]	gpio4.IO[25] gpio4.IO[26] gpio4.IO[27]			gpio4.IO[25] gpio4.IO[26] gpio4.IO[27]			
ik MD				que.eti i	flexio2.FLEXIO[27] flexio1.FLEXIO[8] flexio1.FLEXIO[9]	gpio4.IO[27] gpio3.IO[8] apio3.IO[9]			gpio4.IO[27] gpio3.IO[8] apio3.IO[9]			
MD ATA0 ATA1 ATA2	usdhc1.CMD usdhc1.DATA0 usdhc1.DATA1 usdhc1.DATA2				flexio1.FLEXIO[9] flexio1.FLEXIO[10] flexio1.FLEXIO[11] flexio1.FLEXIO[12]	gpio3.IO[9] gpio3.IO[10] gpio3.IO[11]	ccmsrcgpcmix.INT BOOT		gpio3.IO[9] gpio3.IO[10] gpio3.IO[11]			
ATA2 ATA3	usdhc1.DATA2 usdhc1.DATA3	flexspi.A_SS1_B			flexio1.FLEXIO[12] flexio1.FLEXIO[13]	gpio3.IO[11] gpio3.IO[12] gpio3.IO[13]	ccmsrcgpcmix.INT_BOOT ccmsrcgpcmix.PMIC_READY		gpio3.IO[11] gpio3.IO[12] gpio3.IO[13]			
ATA3 ATA4 ATA5	usdhc1.DATA3 usdhc1.DATA4 usdhc1.DATA5	flexspi.A_SS1_B flexspi.A_DATA[4] flexspi.A_DATA[5]	usdhc1.RESET_B		flexio1.FLEXIO[13] flexio1.FLEXIO[14] flexio1.FLEXIO[15]	gpio3.IO[13] gpio3.IO[14] gpio3.IO[15]			gpio3.IO[13] gpio3.IO[14] gpio3.IO[15]			
ATA6	usdhc1.DATA5	BIESSIA DATA() BIESSIA DATA() BIESSIA DOS BIESSIA DOS BIESSIA SCLK BIESSIA SCLK BIESSIA DATA() BIESSIA DATA()	usdhc1.CD_B usdhc1.WP		flexio1.FLEXIO[16]	gpio3.IO[16] gpio3.IO[17] gpio3.IO[18] gpio3.IO[19]			gpio3.IO(16) gpio3.IO(17) gpio3.IO(18) gpio3.IO(19)			
ROBE	usdhc1.STROBE usdhc2.VSELECT	nexspi.A DQS usdhc2.WP	lptmr2.ALT3		flexio1.FLEXIO[18] flexio1.FLEXIO[19]	gpio3.IO[18] gpio3.IO[19]	ccmsrcgpcmix.EXT_CLK1		gpio3.IO[18] gpio3.IO[19]			
K MD TAO	usdhc3.CLK usdhc3.CMD usdhc3.DATA0	flexspi.A_SO_B			flexio1.FLEXIO[20] flexio1.FLEXIO[21] flexio1.FLEXIO[22]	gpio3.IO[20] gpio3.IO[21] gpio3.IO[22] gpio3.IO[23]			gpio3.IO[20] gpio3.IO[21] gpio3.IO[22] gpio3.IO[23]			
ATA0 ATA1 ATA2	usdhc3.DATA0 usdhc3.DATA1 usdhc3.DATA2	flexspi.A_DATA[1]			flexio1.FLEXIO[22] flexio1.FLEXIO[23] flexio1.FLEXIO[24]	gpio3.IO[23] gpio3.IO[24]			gpio3.IO[23] gpio3.IO[24]			
ATA2 ATA3 D B	usdhc3.DATA2 usdhc3.DATA3 usdhc2.CD B	flexspi.A_DATA[3] enet gos.1588 EVENTO IN	i3c2.SCL		flovion ELEVIOIDE	gpio3.IO[24] gpio3.IO[25] gpio3.IO[0] gpio3.IO[1]	ccmsrcapcmix.TESTER ACK		gpio3.IO[24] gpio3.IO[25] gpio3.IO[0] gpio3.IO[1]			
D_B LK MD ATA0	usdhc2.CD_B usdhc2.CLK usdhc2.CMD	Ilexspi.A. DATA[2] Ilexspi.A. DATA[2] Ilexspi.A. DATA[3] Ilexspi.A. DATA[3] Ilexspi.A. DATA[3] enet. qos. 1588 EVENTO IN enet2. 1588 EVENTO IN enet2. 1588 EVENTO_OUT	i3c2.SCL i3c2.SDA i3c2.PUR	i3c2.PUR B	flexio1.FLEXIO[0] flexio1.FLEXIO[1] flexio1.FLEXIO[2]	gpio3.IO[1] gpio3.IO[2]	ccmsrcgpcmix.TESTER_ACK ccmsrcgpcmix.OBSERVE0 ccmsrcqpcmix.OBSERVE1		gpio3.IO[1] gpio3.IO[2]			
ATA0 ATA1	usdhc2.CMD usdhc2.DATA0 usdhc2.DATA1	enet2.1588_EVENT0_OUT enet2.1588_EVENT1_IN	can2.TX can2.RX mqs2.RIGHT		florio1 ELEVIOI3	gpio3.IO[2] gpio3.IO[3] gpio3.IO[4] gpio3.IO[5] gpio3.IO[6]	ccmsrcgpcmix.OBSERVE1 ccmsrcgpcmix.OBSERVE2 ccmsrcgpcmix.WAIT		gpio3.IO[2] gpio3.IO[3] gpio3.IO[4] gpio3.IO[5] gpio3.IO[6]			
TA1 TA2 TA3	usdhc2.DATA1 usdhc2.DATA2 usdhc2.DATA3	enet2.1588_EVENT1_IN enet2.1588_EVENT1_OUT lptmr2.ALT1	mqs2.RIGHT mqs2.LEFT		flexio1.FLEXIO[4] flexio1.FLEXIO[5] flexio1.FLEXIO[6]	gpio3.IO[5] gpio3.IO[6]	ccmsrcgpcmix.WAIT ccmsrcgpcmix.STOP ccmsrcgpcmix.EARLY_RESET		gpio3.IO[5] gpio3.IO[6]			
ESET_B	usdhc2.RESET_B	lptmr2.ALT2	uart1.DCB_B	tpm2.CH0	flexio1.FLEXIO[7]	gpi03.IO[/]	ccmsrcgpcmix.SYSTEM_RESET		gpio3.10[7] gpio1.10[0] gpio1.10[1] gpio1.10[2]			
DA CL	i2c1.SDA i2c2.SCL	i3c1.SDA i3c1.PUR	uart1.DCB_B uart1.RIN_B uart2.DCB_B	tpm2.CH1	sai1.RX_SYNC	gpio1.IO[1]	i3c1.PUR_B		gpio1.IO[1] gpio1.IO[2]			
DA _RXD	i2c2.SDA uart1.RX uart1.TX	seco.RX	uartz.RIN_B spiz.SIN_ spiz.PCS0 spiz.SOUT	tpm2.CH3 tpm1.CH0	sai1.RX_BCLK	gpio1.IO[3] gpio1.IO[4]			gpio1.IO[3]			
TYD		seco.IX uart1.CTS_B	spi2.PCS0 spi2.SOUT spi2.SCK	tpm1.GH1 tpm1.GH2 tpm1.GH3	sai1.MCLK	gpio1.IO[5]/ccmsrcgpcmix.BOO1_MODE[0]			gpio1.IO[5]/ccmsrcgpcmix.BOO1_MODE[0]			
IXD LK IT_STREAM0 IT_STREAM1	uart2.TX pdm.CLK pdm.BIT_STREAM[0] pdm.BIT_STREAM[1]	uart.HTS B mqs1.LEFT mqs1.RIGHT m33.NMI	1 '	tpm1.CH3 tpm1.EXTCLK	lptmr1.ALT1 lptmr1.ALT2 lptmr1.ALT3	gpio1.IO[7]/ccmsrcgpcmix.BOOT_MODE[1] gpio1.IO[8] gpio1.IO[9] gpio1.IO[10]	can1.TX can1.RX		gpio1.iO[7]/ccmsrcgpcmix.BOOT_MODE[1] gpio1.iO[8] gpio1.iO[9] gpio1.iO[10]			
IT_STREAM1	pdm.BIT_STREAM[1]	m33.NMI sail TX_DATA[1]	spi1.PCS1 spi2.PCS1 spi1.PCS0	tnm2 FXTCLK	lptmr1.ALT3	gpio1.IO[10] gpio1.IO[11]/comsrcapemiy ROOT MODE(2)	ccmsrcgpcmix.EXT_CLK1		gpio1.IO[10] gpio1.IO[11]/comsrcapomiv ROOT MODE (9)			
XFS XC XD0	sai1.TX_BCLK sai1.TX_DATA(n)	sai1.TX_DATA[1] uart2.CTS_B uart2.RTS_B	spi1.PCS0 spi1.SIN spi1.SCK	uart2.DTR_B uart1.DSR_B uart1.DTR_B	mqs1.LEFT can1.RX can1.TX	gpio1.IO[11]/ccmsrcgpcmix.BOOT_MODE[2] gpio1.IO[12] gpio1.IO[13]/ccmsrcgpcmix.BOOT_MODE[3]			gpio1.IO[11]/ccmsrcgpcmix.BOOT_MODE[2] gpio1.IO[12] gpio1.IO[13]/ccmsrcgpcmix.BOOT_MODE[3]			
XD0 XD0 ANY	sai1.RX_DATA[0] wdog1.WDOG_ANY	Sall.MCLK	spi1.SOUT	uart2.DSR_B	mqs1.RIGHT	gpio1.IO[14] gpio1.IO[15]			gpio1.IO[14] gpio1.IO[15]			
1 2	pom.BII_SI HEAM[I] sai1.TX_SYNC sai1.TX_BCLK sai1.TX_DATA[0] sai1.RX_DATA[0] wdog1.WDOG_ANY anamix_CLKIN1 anamix_CLKIN1 anamix_CLKIN2	anamix.esd_diode anamix.atx										
2 34M	anamiy vtalo 24M											
NO N1	anamix.adc_in0 anamix.adc_in1											
V2	anamix.adc_in2		1									

N		6501 W Austin,	Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598						
This document cont procurement or mar © NXP SEMICOR	nufacture in whole	oprietary to NXP ar or in part without the Classification:	id shall not be e express wri	used for engine ten permission o	ering design, If NXP Semico	onductors.			
Designer: FORLINX	Drawing Ti	FRDM	-IMX93						
Drawn by: FORLINX	Page Title:	IOMUX							
Approved: NXP SE	Size E Custorr	Document Number	SCH-9461	1 PDF: SPF-946	11	Rev B1			
	Date:	Thursday October	10 2024	Cheet	23 01	23			