

3.3V CMOS 1-TO-10 CLOCK DRIVER

IDT74FCT3807/A

FEATURES:

- · 0.5 MICRON CMOS Technology
- Guaranteed low skew < 350ps (max.)
- · Very low duty cycle distortion < 350ps (max.)
- High speed: propagation delay < 3ns (max.)
- · Very low CMOS power levels
- · TTL compatible inputs and outputs
- 1:10 fanout
- Maximum output rise and fall time < 1.5ns (max.)
- · Low input capacitance: 4.5pF typical
- $VCC = 3.3V \pm 0.3V$
- Inputs can be driven from 3.3V or 5V components
- Available in SSOP, SOIC, and QSOP packages

NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01


DESCRIPTION:

The FCT3807/A 3.3V clock driver is built using advanced dual metal CMOS technology. This low skew clock driver offers 1:10 fanout. The large fanout from a single input reduces loading on the preceding driver and provides an efficient clock distribution network. The FCT3807/A offers low capacitance inputs with hysteresis for improved noise margins. Multiple power and grounds reduce noise. Typical applications are clock and signal distribution.

FUNCTIONAL BLOCK DIAGRAM

O1 O2 O2 O3 O4 O6 O7 O8 O9 O9

PIN CONFIGURATION



SOIC/ SSOP/ QSOP TOP VIEW

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL/INDUSTRIAL TEMPERATURE RANGES

DECEMBER 2009

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to +7	V
VTERM ⁽⁴⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
lout	DC Output Current	-60 to +60	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
 permanent damage to the device. This is a stress rating only and functional operation
 of the device at these or any other conditions above those indicated in the operational
 sections of this specification is not implied. Exposure to absolute maximum rating
 conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. Input terminals.
- 4. Outputs and I/O terminals.

CAPACITANCE ($T_A = +25^{\circ}C$, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	5.5	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
IN	Clock Inputs
Ох	Clock Outputs

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
Δlcc	Quiescent Power Supply Current	Vcc = Max.		_	10	30	μΑ
	TTL Inputs HIGH	$VIN = VCC - 0.6V^{(3)}$					
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max.	VIN = VCC	_	0.31	0.45	mA/
		Inputtoggling	VIN = GND				MHz
		50% Duty Cycle					
		Outputs Open					
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max.	VIN = VCC	_	15.5	22.8	mA
		Inputtoggling	VIN = GND				
		50% Duty Cycle					
		Outputs Open	VIN = VCC -0.6V	_	15.5	22.8	
		fi = 50MHz	VIN = GND				

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.
- 3. Per TTL driven input (VIN = Vcc -0.6V); all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 5. Values for these conditions are examples of the Ic formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - $IC = ICC + \Delta ICC DHNT + ICCD (fi)$
 - Icc = Quiescent Current (IccL, IccH and Iccz)
 - ΔIcc = Power Supply Current for a TTL High Input (VIN = Vcc -0.6V)
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTL Inputs at DH
 - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 - fi = Input Frequency
 - All currents are in milliamps and all frequencies are in megahertz.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified

Commercial: TA = 0°C to +70°C, Industrial: TA = -40°C to +85°C, Vcc = $3.3V \pm 0.3V$

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Тур.	Max.	Unit
VIH	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2	_	5.5	V
	Input HIGH Level (I/O pins)			2	_	Vcc + 0.5	
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Lev	rel	-0.5	_	0.8	V
Іін	Input HIGH Current (Input pins)	Vcc = Max.	VI = 5.5V	_	_	±1	
	Input HIGH Current (I/O pins)	1	VI = VCC	_	_	±1	μΑ
lıL	Input LOW Current (Input pins)	Vcc = Max.	VI = GND	_	_	±1	
	Input LOW Current (I/O pins)	1	VI = GND	_	_	±1	
lоzн	High Impedence Output Current	Vcc = Max.	Vo = Vcc	_	_	±1	μΑ
lozl	(3-State Output Pins)		Vo = GND		_	±1	
Vik	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		_	-0.7	-1.2	V
lodh	Output HIGH Current	Vcc = 3.3V, VIN = VIH or V	IL, Vo = 1.5V ⁽³⁾	-36	-60	-110	mA
IODL	Output LOW Current	VCC = 3.3V, VIN = VIH or V	IL, Vo = 1.5V ⁽³⁾	50	90	200	mA
Vон	Output HIGH Voltage	Vcc = Min.	IOH = -0.1mA	Vcc-0.2	_	_	V
		VIN = VIH or VIL	IOH = -8mA	2.4 ⁽⁵⁾	3	_	
Vol	Output LOW Voltage	Vcc = Min.	IOL = 0.1mA	_	_	0.2	
		VIN = VIH or VIL	IOL = 16mA	_	0.2	0.4	V
			IoL = 24mA	_	0.3	0.5	
loff	Input Power Off Leakage	Vcc = 0V, VIN = 4.5V	•	_	_	±1	μΑ
los	Short Circuit Current ⁽⁴⁾	Vcc = Max., Vo = GND ⁽³⁾		-60	-135	-240	mA
VH	Input Hysteresis	_		_	150	_	mV
ICCL	Quiescent Power Supply Current	Vcc = Max.		_	0.1	10	μΑ
Іссн		VIN = GND or VCC					
Iccz							

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.
- 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 4. This parameter is guaranteed but not tested.
- 5. VoH = Vcc 0.6V at rated current.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE - COMMERCIAL (3,4)

			FCT:	3807	FCT3	3807A	
Symbol	Parameter	Conditions ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tplh	Propagation Delay	50Ωto Vcc/2	1.5	3.5	1.5	3	ns
tphl		CL = 10pF					
tr.	Output Rise Time	(See figure 1)	_	1.5	_	1.5	ns
tF	Output Fall Time	or 10Ω AC	_	1.5	_	1.5	ns
tsk(o)	Output skew: skew between outputs of	termination,	_	0.5	_	0.35	ns
	same package (same transition)	CL = 50pF					
tsk(p)	Pulse skew: skew between opposite transitions	(See figure 2)	_	0.5	_	0.35	ns
	of same output (tphl tplh)	f ≤100MHz					
tsk(T)	Package skew: skew between outputs of different	Outputs	_	0.9	_	0.65	ns
	packages at same power supply voltage,	connected in					
	temperature, package type and speed grade	groups of two					

			FCT	3807	FCT3	3807A	
Symbol	Parameter	Conditions ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
t PLH	Propagation Delay	CL = 30pF	1.5	4.5	1.5	4	ns
t PHL		f ≤67MHz					
tR	Output Rise Time	(See figure 3)	_	1.5	_	1.5	ns
tF	Output Fall Time		_	1.5	_	1.5	ns
tsk(o)	Output skew: skew between outputs of		_	0.5	_	0.35	ns
	same package (same transition)						
tsk(p)	Pulse skew: skew between opposite transitions		_	0.5	_	0.35	ns
	of same output (tphltplh)						
tsk(T)	Package skew: skew between outputs of different		_	1	_	0.75	ns
	packages at same power supply voltage,						
	temperature, package type and speed grade						

			FCT:	3807	FCT3	807A	
Symbol	Parameter	Conditions ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tplh	Propagation Delay	CL = 50pF	1.5	4.8	1.5	4.3	ns
tphl		f ≤40MHz					
tR	Output Rise Time	(See figure 4)	_	1.5	_	1.5	ns
tF	Output Fall Time		_	1.5	_	1.5	ns
tsk(o)	Output skew: skew between outputs of		_	0.5	_	0.35	ns
	same package (same transition)						
tsk(p)	Pulse skew: skew between opposite transitions		_	0.5	_	0.35	ns
	of same output (tphl tplh)						
tsk(t)	Package skew: skew between outputs of different		_	1	_	0.75	ns
	packages at same power supply voltage,						
	temperature, package type and speed grade						

- 1. See test circuits and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- TPLH, tPHL, tsk(t) are production tested. All other parameters guaranteed but not production tested.
 Propagation delay range indicated by Min. and Max. limit is due to Vcc, operating temperature and process parameters. These propagation delay limits do not imply skew.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE - INDUSTRIAL (3,4)

			FCT	3807	FCT3	8807A	
Symbol	Parameter	Conditions ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tPLH	Propagation Delay	50Ω to Vcc/2	1.5	3.5	1.5	3	ns
tphl		CL = 10pF					
₽	Output Rise Time	(See figure 1)	_	1.5	_	1.5	ns
tF	Output Fall Time	or 50Ω AC	_	1.5	_	1.5	ns
tsk(o)	Output skew: skew between outputs of	termination,	_	0.6	_	0.45	ns
	same package (same transition)	CL = 10pF					
tsk(p)	Pulse skew: skew between opposite transitions	(See figure 2)	_	0.6	_	0.45	ns
	of same output (tphl tplh)	f ≤100MHz					
tsk(t)	Package skew: skew between outputs of different	Outputs	_	0.9	_	0.65	ns
	packages at same power supply voltage,	connected in					
	temperature, package type and speed grade	groups of two					

			FCT	3807	FCT3	807A	
Symbol	Parameter	Conditions ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tplh	Propagation Delay	CL = 30pF	1.5	4.5	1.5	4	ns
tphl		f ≤67MHz					
tR	Output Rise Time	(See figure 3)	_	1.5	_	1.5	ns
tF	Output Fall Time		_	1.5	_	1.5	ns
tsk(o)	Output skew: skew between outputs of		_	0.6	_	0.45	ns
	same package (same transition)						
tsk(p)	Pulse skew: skew between opposite transitions		_	0.6	_	0.45	ns
	of same output (tphl tplh)						
tsk(t)	Package skew: skew between outputs of different		_	1	_	0.75	ns
	packages at same power supply voltage,						
	temperature, package type and speed grade						

			FCT	3807	FCT3	807A	
Symbol	Parameter	Conditions ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tPLH	Propagation Delay	CL = 50pF	1.5	4.8	1.5	4.3	ns
tphl		f ≤40MHz					
tR	Output Rise Time	(See figure 4)	_	1.5	_	1.5	ns
tF	Output Fall Time		_	1.5	_	1.5	ns
tsk(o)	Output skew: skew between outputs of		_	0.6	_	0.45	ns
	same package (same transition)						
tsk(p)	Pulse skew: skew between opposite transitions		_	0.6	_	0.45	ns
	of same output (tphl tplh)						
tsk(t)	Package skew: skew between outputs of different		_	1	_	0.75	ns
	packages at same power supply voltage,						
	temperature, package type and speed grade						

- 1. See test circuits and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. tplh, tphl, tsk(t) are production tested. All other parameters guaranteed but not production tested.
 4. Propagation delay range indicated by Min. and Max. limit is due to Vcc, operating temperature and process parameters. These propagation delay limits do not imply skew.

TEST CIRCUITS




Figure 1. $Zo = 50\Omega$ to Vcc/2, CL = 10pF




Figure 2. $Zo = 50\Omega$ AC Termination, CL = 10pF

The capacitor value for ac termination is determined by the operating frequency. For very low frequencies a higher capacitor value should be selected.




Figure 3. CL = 30pF Circuit




Figure 3. CL = 50pF Circuit




Figure 5. Enable and Disable Time Circuit


ENABLE AND DISABLE TIME SWITCH POSITION

Test	Switch
Disable LOW Enable LOW	6V
Disable HIGH Enable HIGH	GND


DEFINITIONS:

- CL = Load capacitance: includes jig and probe capacitance.
- RT = Termination resistance: should be equal to ZouT of the Pulse Generator.


TEST WAVEFORMS



Package Delay




Pulse Skew - tsk(P)



Enable and Disable Times


NOTES

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- 2. Pulse Generator for All Pulses: f ≤1.0MHz; tF ≤2.5ns; tR ≤2.5ns



tsk(o) = |tplh2 - tplh1| or |tphl2 - tphl1|

Output Skew - tsk(0)




tsk(t) = |tplh2 - tplh1| or |tphl2 - tphl1|

Package Skew - tsk(T)

Package 1 and Package 2 are same device type and speed grade

ORDERING INFORMATION



NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

