2016 12th

February 15, 2024

Questions

A 4-bit shift register circuit configured for right-shift operation, i.e.

 $D_{in} \rightarrow A, A \rightarrow B, B \rightarrow C, C \rightarrow D$, is shown. If the present state of the shift register is ABCD = 1101, the number of clock cycles required to reach the state ABCD = 1111 is

(GATE-EC 2017,44)

