# Xilinx Standalone Library Documentation

## XiIPM Library v4.0

UG1225 (v2022.1) April 20, 2022

Xilinx is creating an environment where employees, customers, and partners feel welcome and included. To that end, we're removing non-inclusive language from our products and related collateral. We've launched an internal initiative to remove language that could exclude people or reinforce historical biases, including terms embedded in our software and IPs. You may still find examples of non-inclusive language in our older products as we work to make these changes and align with evolving industry standards. Follow this <a href="link">link</a> for more information.





# **Table of Contents**

Chapter 1: XilPM Zynq UltraScale+ MPSoC APIs	4
Functions	8
Enumerations	39
Definitions	45
Error Status	49
Chapter 2: XilPM Versal ACAP APIs	67
Functions	71
Enumerations	99
Definitions	111
Power Nodes	129
Reset Nodes	134
Clock Nodes	155
MIO Nodes	180
Device Nodes	198
Subsystem Nodes	218
Chapter 3: Library Parameters in MSS File	219
Chapter 4: Data Structure Index	220
pm_acknowledge	
pm_init_suspend	
XPm_DeviceStatus	
XPm_NodeStatus	222
XPm_Notifier	222
Chapter 5: Error Management Define for Versal	
Event Node IDs	
Error Event Mask	
Error Event Mask for PMC ERR1	
Error Event Mask for PMC ERR2	
Error Event Mask for PSM ERR1	240



Error Event Mask for PSM ERR2	247
Error Event Mask for Software error events	248
Appendix A: Additional Resources and Legal Notices	250
Xilinx Resources	
Documentation Navigator and Design Hubs	250
Please Read: Important Legal Notices	251

# XilPM Zynq UltraScale+ MPSoC APIs

**Table 1: Quick Function Reference** 

Туре	Name	Arguments
XStatus	XPm_InitXilpm	XIpiPsu * IpiInst
enum XPmBootStatus	XPm_GetBootStatus	void
void	XPm_SuspendFinalize	void
XStatus	XPm_SelfSuspend	const enum XPmNodel d nid const u32 latency const u8 state const u64 address
XStatus	XPm_SetConfiguration	const u32 address
XStatus	XPm_InitFinalize	void
XStatus	XPm_RequestSuspend	const enum XPmNodel d target const enum XPmRequest Ack ack const u32 latency const u8 state
XStatus	XPm_RequestWakeUp	const enum XPmNodel d target const bool setAddress const u64 address const enum XPmRequest Ack ack
XStatus	XPm_ForcePowerDown	const enum XPmNodel d target const enum XPmRequest Ack ack



Table 1: Quick Function Reference (cont'd)

Туре	Name	Arguments
XStatus	XPm_AbortSuspend	const enum XPmAbor t Reason reason
XStatus	XPm_SetWakeUpSource	const enum XPmNodel d target const enum XPmNodel d wkup_node const u8 enable
XStatus	XPm_SystemShutdown	u32 type u32 subtype
XStatus	XPm_RequestNode	const enum XPmNodel d node const u32 capabilities const u32 qos const enum XPmRequest Ack ack
XStatus	XPm_SetRequirement	const enum XPmNodel d nid const u32 capabilities const u32 qos const enum XPmReques t Ack ack
XStatus	XPm_ReleaseNode	const enum XPmNodel d node
XStatus	XPm_SetMaxLatency	const enum XPmNodel d node const u32 latency
void	XPm_InitSuspendCb	const enum XPmSuspendReason reason const u32 latency const u32 state const u32 timeout
void	XPm_AcknowledgeCb	const enum XPmNodel d node const XStatus status const u32 oppoint
void	XPm_NotifyCb	const enum XPmNodel d node const enum XPmNot i fyEvent event const u32 oppoint
XStatus	XPm_GetApiVersion	u32 * version
XStatus	XPm_GetNodeStatus	const enum XPmNodel d node XPm_NodeStatus *const nodestatus



Table 1: Quick Function Reference (cont'd)

Туре	Name	Arguments
XStatus	XPm_GetOpCharacteristic	const enum XPmNodel d node const enum XPmOpChar Type type u32 *const result
XStatus	XPm_ResetAssert	const enum XPmReset reset const enum XPmReset Acti on resetaction
XStatus	XPm_ResetGetStatus	const enum XPmReset reset u32 * status
XStatus	XPm_RegisterNotifier	XPm_Notifier *const notifier
XStatus	XPm_UnregisterNotifier	XPm_Notifier *const notifier
XStatus	XPm_MmioWrite	const u32 address const u32 mask const u32 value
XStatus	XPm_MmioRead	const u32 address u32 *const value
XStatus	XPm_ClockEnable	const enum XPmCl ock clk
XStatus	XPm_ClockDisable	const enum XPmCl ock clk
XStatus	XPm_ClockGetStatus	const enum XPmCl ock clk u32 *const status
XStatus	XPm_ClockSetOneDivider	const enum XPmCl ock clk const u32 divider const u32 divId
XStatus	XPm_ClockSetDivider	const enum XPmCl ock clk const u32 divider
XStatus	XPm_ClockGetOneDivider	const enum XPmCl ock clk u32 *const divider const u32 divId



Table 1: Quick Function Reference (cont'd)

Туре	Name	Arguments
XStatus	XPm_ClockGetDivider	const enum XPmCl ock clk u32 *const divider
XStatus	XPm_ClockSetParent	const enum XPmCl ock clk const enum XPmCl ock parent
XStatus	XPm_ClockGetParent	const enum XPmCl ock clk enum XPmCl ock *const parent
XStatus	XPm_ClockSetRate	const enum XPmCl ock clk const u32 rate
XStatus	XPm_ClockGetRate	const enum XPmCl ock clk u32 *const rate
XStatus	XPm_PIISetParameter	const enum XPmNodel d node const enum XPmPl I Par amparameter const u32 value
XStatus	XPm_PIIGetParameter	const enum XPmNodel d node const enum XPmPl I Par amparameter u32 *const value
XStatus	XPm_PIISetMode	const enum XPmNodel d node const enum XPmPl I Mode mode
XStatus	XPm_PllGetMode	const enum XPmNodel d node enum XPmPl I Mbde *const mode
XStatus	XPm_PinCtrlAction	const u32 pin const enum XPmApi I d api
XStatus	XPm_PinCtrlRequest	const u32 pin
XStatus	XPm_PinCtrlRelease	const u32 pin
XStatus	XPm_PinCtrlSetFunction	const u32 pin const enum XPmPi nFn fn



Table 1: Quick Function Reference (cont'd)

Туре	Name	Arguments
XStatus	XPm_PinCtrlGetFunction	const u32 pin enum XPnPi nFn *const fn
XStatus	XPm_PinCtrlSetParameter	const u32 pin const enum XPmPi nPar amparam const u32 value
XStatus	XPm_PinCtrlGetParameter	const u32 pin const enum XPmPi nPar amparam u32 *const value
XStatus	XPm_DevIoctl	const u32 deviceId const pm_i octl _i d ioctlId const u32 arg1 const u32 arg2 u32 *const response

### **Functions**

### XPm\_InitXilpm

Note:

#### **Prototype**

XStatus XPm\_I ni tXi I pm(XI pi Psu \*I pi I nst);

#### **Parameters**

XPm\_I ni t Xi I pm

#### Table 2: XPm\_InitXilpm Arguments

Туре	Name	Description
XIpiPsu *	IpiInst	Pointer to IPI driver instance



**Returns** 

### XPm\_GetBootStatus

Note:

#### **Prototype**

enum

XPmBootStatus
XPm\_GetBootStatus(voi d);

**Returns** 

### XPm\_SuspendFinalize

Note:

#### **Prototype**

voi d XPm\_SuspendFi nal i ze(voi d);

**Returns** 

### XPm\_SelfSuspend

Note:





#### **Prototype**

XStatus XPm\_SelfSuspend(const enum XPmNodeld nid, const u32 latency, const u8 state, const u64 address);

#### **Parameters**

XPm\_SelfSuspend

Table 3: XPm\_SelfSuspend Arguments

Туре	Name	Description
const enum XPmNodel d	nid	Node ID of the CPU node to be suspended.
const u32	latency	Maximum wake-up latency requirement in us(microsecs)
const u8	state	Instead of specifying a maximum latency, a CPU can also explicitly request a certain power state.
const u64	address	Address from which to resume when woken up.

#### Returns

### XPm\_SetConfiguration

Note:

#### **Prototype**

XStatus XPm\_SetConfiguration(const u32 address);

#### **Parameters**

XPm\_SetConfiguration

#### **Table 4: XPm\_SetConfiguration Arguments**

Туре	Name	Description
const u32	address	Start address of the configuration object



### XPm\_InitFinalize

Note:

#### **Prototype**

XStatus XPm\_I ni tFi nal i ze(voi d);

Returns

### XPm\_RequestSuspend

Note:

#### **Prototype**

XStatus XPm\_RequestSuspend(const enum XPmNodeld target, const enum XPmRequestAck ack, const u32 latency, const u8 state);

#### **Parameters**

XPm\_RequestSuspend

#### Table 5: XPm\_RequestSuspend Arguments

Туре	Name	Description
const enum XPmNodel d	target	Node ID of the PU node to be suspended
const enum XPmRequest Ack	ack	Requested acknowledge type
const u32	latency	Maximum wake-up latency requirement in us(micro sec)
const u8	state	Instead of specifying a maximum latency, a PU can also explicitly request a certain power state.



#### **Returns**

### XPm\_RequestWakeUp

Note:

#### **Prototype**

 $XStatus \ XPm\_Request WakeUp (const enum \ XPmNodel \ d \ target, \ const \ boolset Address, \ const \ u64 \ address, \ const \ enum \ XPmRequest Ack \ ack);$ 

#### **Parameters**

XPm\_RequestWakeUp

#### *Table 6:* XPm\_RequestWakeUp Arguments

Туре	Name	Description
const enum XPmNodel d	target	Node ID of the CPU or PU to be powered/woken up.
const bool	setAddress	Specifies whether the start address argument is being passed.  o : do not set start address  1 : set start address
const u64	address	Address from which to resume when woken up. Will only be used if set_address is 1.
const enum XPmRequest Ack	ack	Requested acknowledge type

#### **Returns**

### XPm\_ForcePowerDown

Note:



#### **Prototype**

XStatus XPm\_ForcePowerDown(const enum XPmNodeld target, const enum XPmRequestAck ack);

#### **Parameters**

XPm\_ForcePowerDown

**Table 7: XPm\_ForcePowerDown Arguments** 

Туре	Name	Description
const enum XPmNodel d	target	Node ID of the PU node or power island/domain to be powered down.
const enum XPmRequest Ack	ack	Requested acknowledge type

#### **Returns**

### XPm\_AbortSuspend

Note:

#### **Prototype**

XStatus XPm\_AbortSuspend(const enum XPmAbortReason reason);

#### **Parameters**

XPm\_AbortSuspend



#### **Table 8: XPm\_AbortSuspend Arguments**

Туре	Name	Description
const enum XPmAbor t Reason	reason	Reason code why the suspend can not be performed or completed  • ABORT_REASON_WKUP_EVENT : local wakeup-event received  • ABORT_REASON_PU_BUSY : PU is busy  • ABORT_REASON_NO_PWRDN : no external powerdown supported
		ABORT_REASON_UNKNOWN : unknown error during suspend procedure

#### **Returns**

### XPm\_SetWakeUpSource

Note:

#### **Prototype**

 $\label{lem:const} \mbox{XStatus XPm\_SetWakeUpSource(const enum XPmNodeld target, const enum XPmNodeld wkup\_node, const u8 enable);}$ 

#### **Parameters**

XPm\_SetWakeUpSource

#### Table 9: XPm\_SetWakeUpSource Arguments

Туре	Name	Description
const enum XPmNodel d	target	Node ID of the target to be woken up.
const enum XPmNodel d	wkup_node	Node ID of the wakeup device.
const u8	enable	<ul> <li>Enable flag:</li> <li>1: the wakeup source is added to the list</li> <li>0: the wakeup source is removed from the list</li> </ul>



**Returns** 

### XPm\_SystemShutdown

Note:

#### **Prototype**

XStatus XPm\_SystemShutdown(u32 type, u32 subtype);

#### **Parameters**

XPm\_SystemShutdown

#### *Table 10:* **XPm\_SystemShutdown Arguments**

Туре	Name	Description
u32	type	PM_SHUTDOWN: no restart requested, system will be powered off permanently  PM_RESTART: restart is requested, system will go through a full reset
u32	subtype	Restart subtype (SYSTEM or PS_ONLY or SUBSYSTEM)

#### **Returns**

### XPm\_RequestNode

Note:

#### **Prototype**

 $XStatus \ XPm\_RequestNode(const\ enum\ XPmNodeld\ node,\ const\ u32\ capabilities, const\ u32\ qos,\ const\ enum\ XPmRequestAck\ ack);$ 

#### **Parameters**

#### $XPm_RequestNode$

**Table 11: XPm\_RequestNode Arguments** 

Туре	Name	Description
const enum XPmNodel d	node	Node ID of the PM slave requested
const u32	capabilities	Slave-specific capabilities required, can be combined
		PM_CAP_ACCESS : full access / functionality
		PM_CAP_CONTEXT : preserve context
		PM_CAP_WAKEUP : emit wake interrupts
const u32	qos	Quality of Service (0-100) required
const enum XPmRequest Ack	ack	Requested acknowledge type



#### **Table 12: XPm\_SetRequirement Arguments**

Туре	Name	Description
const enum XPmNodel d	nid	Node ID of the PM slave.
const u32	capabilities	Slave-specific capabilities required.
const u32	qos	Quality of Service (0-100) required.
const enum XPmRequest Ack	ack	Requested acknowledge type

#### Returns

### XPm\_ReleaseNode

Note:

#### **Prototype**

XStatus XPm\_ReleaseNode(const enum XPmNodeld node);

#### **Parameters**

XPm\_Rel easeNode

#### *Table 13:* XPm\_ReleaseNode Arguments

Туре	Name	Description
const enum XPmNodel d	node	Node ID of the PM slave.

#### **Returns**

### XPm\_SetMaxLatency

Note:



#### **Prototype**

XStatus XPm\_SetMaxLatency(const enum XPmNodeld node, const u32 latency);

#### **Parameters**

XPm\_Set MaxLatency

Table 14: XPm\_SetMaxLatency Arguments

Туре	Name	Description
const enum XPmNodel d	node	Node ID of the PM slave.
const u32	latency	Maximum wake-up latency required.

#### **Returns**

### XPm\_InitSuspendCb

Note:

#### **Prototype**

voi d XPm\_I ni tSuspendCb(const enum XPmSuspendReason reason, const u32 latency, const u32 state, const u32 ti meout);

#### **Parameters**

XPm\_I ni tSuspendCb

**Table 15: XPm\_InitSuspendCb Arguments** 

Туре	Name	Description
const enum XPnSuspendReason	reason	Suspend reason:  SUSPEND_REASON_PU_REQ : Request by another PU  SUSPEND_REASON_ALERT : Unrecoverable SysMon alert  SUSPEND_REASON_SHUTDOWN : System shutdown  SUSPEND_REASON_RESTART : System restart



#### Table 15: XPm\_InitSuspendCb Arguments (cont'd)

Туре	Name	Description
const u32	latency	Maximum wake-up latency in us(micro secs). This information can be used by the PU to decide what level of context saving may be required.
const u32	state	Targeted sleep/suspend state.
const u32	timeout	Timeout in ms, specifying how much time a PU has to initiate its suspend procedure before it's being considered unresponsive.

#### Returns

### XPm\_AcknowledgeCb

Note:

#### **Prototype**

voi d  $XPm\_AcknowledgeCb(const\ enum\ XPmNodel\ d\ node,\ const\ XStatus\ status,\ const\ u32\ oppoi\ nt);$ 

#### **Parameters**

XPm\_AcknowledgeCb

#### *Table 16:* **XPm\_AcknowledgeCb Arguments**

Туре	Name	Description
const enum XPmNodel d	node	ID of the component or sub-system in question.
const XStatus	status	Status of the operation:  OK: the operation completed successfully  ERR: the requested operation failed
const u32	oppoint	Operating point of the node in question



### XPm\_NotifyCb

Note:

#### **Prototype**

void  $XPm_NotifyCb(const\ enum\ XPmNodeld\ node,\ const\ enum\ XPmNotifyEvent\ event,\ const\ u32\ oppoint);$ 

#### **Parameters**

XPm\_NotifyCb

#### **Table 17: XPm\_NotifyCb Arguments**

Туре	Name	Description
const enum XPmNodel d	node	ID of the node the event notification is related to.
const enum XPmNoti fyEvent	event	ID of the event
const u32	oppoint	Current operating state of the node.

#### **Returns**

### XPm\_GetApiVersion

Note:

#### **Prototype**

XStatus XPm\_GetApi Versi on(u32 \*versi on);

#### **Parameters**

XPm\_Get Api Versi on



#### **Table 18: XPm\_GetApiVersion Arguments**

Туре	Name	Description
u32 *	version	Returns the API 32-bit version number. Returns 0 if no PM firmware present.

#### **Returns**

### XPm\_GetNodeStatus

 $XPm\_NodeStatus$ 



Note:

#### **Prototype**

 $XStatus \ XPm\_GetNodeStatus (const \ enum \ XPmNodeI \ d \ node, \ XPm\_NodeStatus \ ^*const \ nodestatus);$ 

#### **Parameters**

XPm\_GetNodeStatus

#### **Table 19: XPm\_GetNodeStatus Arguments**

Туре	Name	Description
const enum XPmNodel d	node	ID of the component or sub-system in question.
XPm_NodeStatus *const	nodestatus	Used to return the complete status of the node.

#### Returns

### XPm\_GetOpCharacteristic

Note:

#### **Prototype**

XStatus  $XPm\_GetOpCharacteristic(const enum XPmNodeld node, const enum XPmOpCharType type, u32 *const result);$ 

#### **Parameters**

XPm\_GetOpCharacteristic

#### *Table 20:* **XPm\_GetOpCharacteristic Arguments**

Туре	Name	Description
const enum XPmNodel d	node	ID of the component or sub-system in question.



#### *Table 20:* **XPm\_GetOpCharacteristic Arguments** (cont'd)

Туре	Name	Description
const enum XPmOpChar Type	type	<ul> <li>Type of operating characteristic requested:</li> <li>power (current power consumption),</li> <li>latency (current latency in micro seconds to return to active state),</li> <li>temperature (current temperature),</li> </ul>
u32 *const	result	Used to return the requested operating characteristic.

#### **Returns**

### XPm\_ResetAssert

Note:

#### **Prototype**

#### **Parameters**

XPm\_ResetAssert

**Table 21: XPm\_ResetAssert Arguments** 

Туре	Name	Description
const enum XPmReset	reset	ID of the reset line
const enum XPmReset Acti on	resetaction	<ul> <li>Identifies action:</li> <li>PM_RESET_ACTION_RELEASE: release reset,</li> <li>PM_RESET_ACTION_ASSERT: assert reset,</li> <li>PM_RESET_ACTION_PULSE: pulse reset,</li> </ul>



### XPm\_ResetGetStatus

Note:

#### **Prototype**

XStatus XPm\_ResetGetStatus(const enum XPmReset reset, u32 \*status);

#### **Parameters**

XPm\_ResetGetStatus

Table 22: XPm\_ResetGetStatus Arguments

Туре	Name	Description
const enum XPmReset	reset	Reset line
u32 *	status	Status of specified reset (true - asserted, false - released)

#### **Returns**

### XPm\_RegisterNotifier

Note:



#### **Prototype**

XStatus XPm\_RegisterNotifier(XPm\_Notifier \*const notifier);

#### **Parameters**

XPm\_RegisterNotifier

Table 23: XPm\_RegisterNotifier Arguments

Туре	Name	Description
XPm_Notifier *const	notifier	Pointer to the notifier object to be associated with the requested notification. The notifier object contains the following data related to the notification:

#### Returns

### XPm\_UnregisterNotifier

Note:

#### **Prototype**

XStatus XPm\_UnregisterNotifier(XPm\_Notifier \*const notifier);

#### **Parameters**

XPm\_UnregisterNotifier

Table 24: XPm\_UnregisterNotifier Arguments

Туре	Name	Description
XPm_Notifier *const		Pointer to the notifier object associated with the previously requested notification



### XPm\_MmioWrite

Note:

#### **Prototype**

XStatus XPm\_MmioWrite(const u32 address, const u32 mask, const u32 value);

#### **Parameters**

XPm\_MmioWrite

#### *Table 25:* XPm\_MmioWrite Arguments

Туре	Name	Description
const u32	address	Physical 32-bit address of memory mapped register to write to.
const u32	mask	32-bit value used to limit write to specific bits in the register.
const u32	value	Value to write to the register bits specified by the mask.

#### **Returns**

### XPm\_MmioRead

Note:

#### **Prototype**

XStatus XPm\_MmioRead(const u32 address, u32 \*const value);

#### **Parameters**

XPm\_Mmi oRead

#### **Table 26: XPm\_MmioRead Arguments**

Туре	Name	Description
const u32	address	Physical 32-bit address of memory mapped register to read from.



#### Table 26: XPm\_MmioRead Arguments (cont'd)

Туре	Name	Description
u32 *const	value	Returns the 32-bit value read from the register

#### **Returns**

### XPm\_ClockEnable

Note:

#### **Prototype**

XStatus XPm\_ClockEnable(const enum XPmClock clk);

#### **Parameters**

XPm\_Cl ockEnabl e

Table 27: XPm\_ClockEnable Arguments

Туре	Name	Description
const enum XPmCl ock	clk	Identifier of the target clock to be enabled

#### **Returns**

### XPm\_ClockDisable

Note:

#### **Prototype**

XStatus XPm\_ClockDisable(const enum XPmClock clk);

#### **Parameters**

XPm\_Cl ockDi sabl e

*Table 28:* XPm\_ClockDisable Arguments

Туре	Name	Description
const enum XPmCl ock	clk	Identifier of the target clock to be disabled



#### **Table 30: XPm\_ClockSetOneDivider Arguments**

Туре	Name	Description
const enum XPmCl ock	clk	Identifier of the target clock
const u32	divider	Divider value to be set
const u32	divId	ID of the divider to be set

#### **Returns**

### XPm\_ClockSetDivider

Note:

#### **Prototype**

XStatus XPm\_ClockSetDivider(const enum XPmClock clk, const u32 divider);

#### **Parameters**

XPm\_Cl ockSet Di vi der

**Table 31: XPm\_ClockSetDivider Arguments** 

Туре	Name	Description
const enum XPmCl ock	clk	Identifier of the target clock
const u32	divider	Divider value to be set

#### Returns

### XPm\_ClockGetOneDivider

#### **Prototype**

XStatus XPm\_ClockGetOneDivider(const enum XPmClock clk, u32 \*const divider, const u32 divld);



#### **Parameters**

XPm\_Cl ockGetOneDi vi der

#### **Table 32: XPm\_ClockGetOneDivider Arguments**

Туре	Name	Description
const enum XPmCl ock	clk	Identifier of the target clock
u32 *const	divider	Location to store the divider value
const u32	divId	ID of the divider

#### **Returns**

### XPm\_ClockGetDivider

#### **Prototype**

XStatus XPm\_ClockGetDivider(const enum XPmClock clk, u32 \*const divider);

#### **Parameters**

XPm\_Cl ockGet Di vi der

#### Table 33: XPm\_ClockGetDivider Arguments

Туре	Name	Description
const enum XPmCl ock	clk	Identifier of the target clock
u32 *const	divider	Location to store the divider value

#### **Returns**

### XPm\_ClockSetParent

Note:



#### **Prototype**

XStatus XPmClockSetParent(const enum XPmClock clk, const enum XPmClock parent);

#### **Parameters**

XPm\_Cl ockSetParent

Table 34: XPm\_ClockSetParent Arguments

Туре	Name	Description
const enum XPmCl ock	clk	Identifier of the target clock
const enum XPmCl ock	parent	Identifier of the target parent clock

#### **Returns**

### XPm\_ClockGetParent

#### **Prototype**

XStatus XPm\_ClockGetParent(const enum XPmClock clk, enum XPmClock \*const parent);

#### **Parameters**

XPm\_Cl ockGetParent

**Table 35: XPm\_ClockGetParent Arguments** 

Туре	Name	Description
const enum XPmCl ock	clk	Identifier of the target clock
enum XPmCl ock *const	parent	Location to store clock parent ID

#### **Returns**

### XPm\_ClockSetRate



Note:

#### **Prototype**

XStatus XPm\_ClockSetRate(const enum XPmClock clk, const u32 rate);

#### **Parameters**

XPm\_ClockSetRate

**Table 36: XPm\_ClockSetRate Arguments** 

Туре	Name	Description
const enum XPmCl ock	clk	Identifier of the target clock
const u32	rate	Clock frequency (rate) to be set

#### **Returns**

### XPm\_ClockGetRate

#### **Prototype**

XStatus XPm\_ClockGetRate(const enum XPmClock clk, u32 \*const rate);

#### **Parameters**

XPm\_ClockGetRate

Table 37: XPm\_ClockGetRate Arguments

Туре	Name	Description
const enum XPmCl ock	clk	Identifier of the target clock
u32 *const	rate	Location where the rate should be stored

#### **Returns**

### XPm\_PIISetParameter



Note:

#### **Prototype**

XStatus XPm\_PIISetParameter(const enum XPmNodeld node, const enum XPmPIIParam parameter, const u32 value);

#### **Parameters**

XPm\_PIISetParameter

#### *Table 38:* XPm\_PIISetParameter Arguments

Туре	Name	Description
const enum XPmNodel d	node	PLL node identifier
const enum XPmPl I Par am	parameter	PLL parameter identifier
const u32	value	Value of the PLL parameter

#### **Returns**

### XPm\_PllGetParameter

#### **Prototype**

XStatus XPm\_PIIGetParameter(const enum XPmNodeld node, const enum XPmPIIParam parameter, u32 \*const value);

#### **Parameters**

XPm\_PII Get Par ameter

#### **Table 39: XPm\_PllGetParameter Arguments**

Туре	Name	Description
const enum XPmNodel d	node	PLL node identifier
const enum XPmPl I Par am	parameter	PLL parameter identifier
u32 *const	value	Location to store value of the PLL parameter



### XPm\_PIISetMode

Note:

#### **Prototype**

 $XStatus XPm_PIISetMode(const enum XPmNodeld node, const enum XPmPIIMode mode);$ 

#### **Parameters**

XPm\_PI I Set Mode

#### Table 40: XPm\_PIISetMode Arguments

Туре	Name	Description
const enum XPmNodel d	node	PLL node identifier
const enum XPmPl I Mode	mode	PLL mode to be set

#### **Returns**

### XPm\_PllGetMode

#### **Prototype**

XStatus XPm\_PIIGetMode(const enum XPmNodeld node, enum XPmPIIMode \*const mode);

#### **Parameters**

XPm\_PIIGet Mode

#### Table 41: XPm\_PllGetMode Arguments

Туре	Name	Description
const enum XPmNodel d	node	PLL node identifier
enum XPmPl I Mode *const	mode	Location to store the PLL mode



#### **Returns**

### XPm\_PinCtrlAction

#### **Prototype**

XStatus XPm\_PinCtrlAction(const u32 pin, const enum XPmApild api);

#### **Parameters**

XPm\_PinCtrl Action

#### Table 42: XPm\_PinCtrlAction Arguments

Туре	Name	Description
const u32	pin	PIN identifier (index from range 0-77)
const enum XPmApi I d	api	API identifier (request or release pin control)

#### **Returns**

### XPm\_PinCtrlRequest

#### **Prototype**

XStatus XPm\_PinCtrl Request(const u32 pin);

#### **Parameters**

XPm\_PinCtrl Request

#### *Table 43:* XPm\_PinCtrlRequest Arguments

Туре	Name	Description
const u32	pin	PIN identifier (index from range 0-77)



### XPm\_PinCtrlRelease

#### **Prototype**

XStatus XPm\_PinCtrl Release(const u32 pin);

#### **Parameters**

XPm\_Pi nCtrl Rel ease

Table 44: XPm\_PinCtrlRelease Arguments

Туре	Name	Description
const u32	pin	PIN identifier (index from range 0-77)

#### **Returns**

### XPm\_PinCtrlSetFunction

Note:

#### **Prototype**

XStatus XPm\_PinCtrl SetFunction(const u32 pin, const enum XPmPinFn fn);

#### **Parameters**

XPm\_PinCtrl SetFunction

#### **Table 45: XPm\_PinCtrlSetFunction Arguments**

Туре	Name	Description
const u32	pin	Pin identifier
const enum XPmPi nFn	fn	Pin function to be set



## XPm\_PinCtrlGetFunction

### **Prototype**

XStatus XPm\_PinCtrl GetFunction(const u32 pin, enum XPmPinFn \*const fn);

#### **Parameters**

XPm\_PinCtrl GetFunction

### **Table 46: XPm\_PinCtrlGetFunction Arguments**

Туре	Name	Description
const u32	pin	PLL node identifier
enum XPmPi nFn *const	fn	Location to store the pin function

#### **Returns**

## XPm\_PinCtrlSetParameter

Note:

### **Prototype**

XStatus XPm\_PinCtrl SetParameter (const u32 pin, const enum XPmPinParam param const u32 value);

#### **Parameters**

XPm\_PinCtrl SetParameter

### **Table 47: XPm\_PinCtrlSetParameter Arguments**

Туре	Name	Description
const u32	pin	Pin identifier
const enum XPmPi nPar am	param	Pin parameter identifier
const u32	value	Value of the pin parameter to set



#### Returns

# XPm\_PinCtrlGetParameter

### **Prototype**

XStatus XPm\_PinCtrl GetParameter(const u32 pin, const enum XPmPinParam param u32 \*const value);

#### **Parameters**

XPm\_PinCtrl GetParameter

### **Table 48: XPm\_PinCtrlGetParameter Arguments**

Туре	Name	Description
const u32	pin	Pin identifier
const enum XPmPi nPar am	param	Pin parameter identifier
u32 *const	value	Location to store value of the pin parameter

#### Returns

### XPm\_DevIoctl

#### **Prototype**

XStatus XPm\_DevloctI (const u32 deviceld, const pm\_i octl\_id i octlId, const u32 arg1, const u32 arg2, u32 \*const response);

#### **Parameters**

XPm\_DevloctI

### **Table 49: XPm\_DevIoctl Arguments**

Туре	Name	Description
const u32	deviceId	ID of the device



### Table 49: XPm\_DevIoctl Arguments (cont'd)

Туре	Name	Description
const pm_i oct l _i d	ioctlId	IOCTL function ID
const u32	arg1	Argument 1
const u32	arg2	Argument 2
u32 *const	response	Ioctl response

### **Returns**

# **Enumerations**

# **Enumeration XPmApiId**

**Table 50:** Enumeration XPmApiId Values

Value	Description
PM_GET_API_VERSION	0x1
PM_SET_CONFIGURATION	0x2
PM_GET_NODE_STATUS	0x3
PM_GET_OP_CHARACTERISTIC	0x4
PM_REGISTER_NOTIFIER	0x5
PM_REQUEST_SUSPEND	0x6
PM_SELF_SUSPEND	0x7
PM_FORCE_POWERDOWN	0x8
PM_ABORT_SUSPEND	0x9
PM_REQUEST_WAKEUP	0xA
PM_SET_WAKEUP_SOURCE	0xB
PM_SYSTEM_SHUTDOWN	0xC
PM_REQUEST_NODE	0xD
PM_RELEASE_NODE	0xE
PM_SET_REQUIREMENT	0xF
PM_SET_MAX_LATENCY	0x10
PM_RESET_ASSERT	0x11
PM_RESET_GET_STATUS	0x12
PM_MMIO_WRITE	0x13



Table 50: Enumeration XPmApiId Values (cont'd)

Value	Description
PM_MMIO_READ	0x14
PM_INIT_FINALIZE	0x15
PM_FPGA_LOAD	0x16
PM_FPGA_GET_STATUS	0x17
PM_GET_CHIPID	0x18
PM_SECURE_SHA	0x1A
PM_SECURE_RSA	0x1B
PM_PINCTRL_REQUEST	0x1C
PM_PINCTRL_RELEASE	0x1D
PM_PINCTRL_GET_FUNCTION	0x1E
PM_PINCTRL_SET_FUNCTION	0x1F
PM_PINCTRL_CONFIG_PARAM_GET	0x20
PM_PINCTRL_CONFIG_PARAM_SET	0x21
PM_IOCTL	0x22
PM_QUERY_DATA	0x23
PM_CLOCK_ENABLE	0x24
PM_CLOCK_DISABLE	0x25
PM_CLOCK_GETSTATE	0x26
PM_CLOCK_SETDIVIDER	0x27
PM_CLOCK_GETDIVIDER	0x28
PM_CLOCK_SETRATE	0x29
PM_CLOCK_GETRATE	0x2A
PM_CLOCK_SETPARENT	0x2B
PM_CLOCK_GETPARENT	0x2C
PM_SECURE_IMAGE	0x2D
PM_FPGA_READ	0x2E
PM_SECURE_AES	0x2F
PM_PLL_SET_PARAMETER	0x30
PM_PLL_GET_PARAMETER	0x31
PM_PLL_SET_MODE	0x32
PM_PLL_GET_MODE	0x33
PM_REGISTER_ACCESS	0x34
PM_EFUSE_ACCESS	0x35
PM_API_MAX	0x36

# **Enumeration XPmApiCbId**



**Table 51: Enumeration XPmApiCbId Values** 

Value	Description
PM_INIT_SUSPEND_CB	Suspend callback
PM_ACKNOWLEDGE_CB	Acknowledge callback
PM_NOTIFY_CB	Notify callback
PM_NOTIFY_STL_NO_OP	Notify STL No OP

## **Enumeration XPmNodeId**

**Table 52: Enumeration XPmNodeId Values** 

Value	Description
NODE_UNKNOWN	0x0
NODE_APU	0x1
NODE_APU_0	0x2
NODE_APU_1	0x3
NODE_APU_2	0x4
NODE_APU_3	0x5
NODE_RPU	0x6
NODE_RPU_0	0x7
NODE_RPU_1	0x8
NODE_PLD	0x9
NODE_FPD	0xA
NODE_OCM_BANK_0	0xB
NODE_OCM_BANK_1	0xC
NODE_OCM_BANK_2	0xD
NODE_OCM_BANK_3	0xE
NODE_TCM_0_A	0xF
NODE_TCM_0_B	0x10
NODE_TCM_1_A	0x11
NODE_TCM_1_B	0x12
NODE_L2	0x13
NODE_GPU_PP_0	0x14
NODE_GPU_PP_1	0x15
NODE_USB_0	0x16
NODE_USB_1	0x17
NODE_TTC_0	0x18
NODE_TTC_1	0x19
NODE_TTC_2	0x1A



*Table 52:* **Enumeration XPmNodeId Values** (cont'd)

Value	Descripti	on
NODE_TTC_3	0x1B	
NODE_SATA	0x1C	
NODE_ETH_0	0x1D	
NODE_ETH_1	0x1E	
NODE_ETH_2	0x1F	
NODE_ETH_3	0x20	
NODE_UART_0	0x21	
NODE_UART_1	0x22	
NODE_SPI_0	0x23	
NODE_SPI_1	0x24	
NODE_I2C_0	0x25	
NODE_I2C_1	0x26	
NODE_SD_0	0x27	
NODE_SD_1	0x28	
NODE_DP	0x29	
NODE_GDMA	0x2A	
NODE_ADMA	0x2B	
NODE_NAND	0x2C	
NODE_QSPI	0x2D	
NODE_GPIO	0x2E	
NODE_CAN_0	0x2F	
NODE_CAN_1	0x30	
NODE_EXTERN	0x31	
NODE_APLL	0x32	
NODE_VPLL	0x33	
NODE_DPLL	0x34	
NODE_RPLL	0x35	
NODE_IOPLL	0x36	
NODE_DDR	0x37	
NODE_IPI_APU	0x38	
NODE_IPI_RPU_0	0x39	
NODE_GPU	0x3A	
NODE_PCIE	0x3B	
NODE_PCAP	0x3C	
NODE_RTC	0x3D	
NODE_LPD	0x3E	
NODE_VCU	0x3F	
NODE_IPI_RPU_1	0x40	
NODE_IPI_PL_0	0x41	

 Table 52: Enumeration XPmNodeId Values (cont'd)

Value	Description
NODE_IPI_PL_1	0x42
NODE_IPI_PL_2	0x43
NODE_IPI_PL_3	0x44
NODE_PL	0x45
NODE_ID_MAX	0x46

# **Enumeration XPmRequestAck**

Table 53: Enumeration XPmRequestAck Values

ValueDescriptionREQUEST\_ACK\_NONo Ack



## **Enumeration XPmSuspendReason**

**Table 55: Enumeration XPmSuspendReason Values** 

Value	Description
SUSPEND_REASON_PU_REQ	Processor request
SUSPEND_REASON_ALERT	Alert
SUSPEND_REASON_SYS_SHUTDOWN	System shutdown
SUSPEND_REASON_PU_REQ	Processor request
SUSPEND_REASON_ALERT	Alert
SUSPEND_REASON_SYS_SHUTDOWN	System shutdown

### **Enumeration XPmRamState**

**Table 56: Enumeration XPmRamState Values** 

Value	Description
PM_RAM_STATE_OFF	Off
PM_RAM_STATE_RETENTION	Retention
PM_RAM_STATE_ON	On

# **Enumeration XPmOpCharType**

*Table 57:* **Enumeration XPmOpCharType Values** 

Value	Description
PM_OPCHAR_TYPE_POWER	Operating characteristic ID power
PM_OPCHAR_TYPE_TEMP	Operating characteristic ID temperature
PM_OPCHAR_TYPE_LATENCY	Operating characteristic ID latency
PM_OPCHAR_TYPE_POWER	Operating characteristic ID power
PM_OPCHAR_TYPE_TEMP	Operating characteristic ID temperature
PM_OPCHAR_TYPE_LATENCY	Operating characteristic ID latency



## **Definitions**

## **Define PM\_VERSION\_MAJOR**

### **Definition**

#define PM\_VERSION\_MAJOR1

### **Description**

## **Define PM\_VERSION\_MINOR**

#### **Definition**

#define PM\_VERSION\_MINOR1

### Description

## **Define PM\_VERSION**

#### **Definition**

```
#defi ne PM_VERSI ON((
PM_VERSI ON_MAJ OR
<< 16) |
PM_VERSI ON_MINOR
)
```

### **Description**

## **Define PM\_CAP\_ACCESS**

#### **Definition**

#define PM\_CAP\_ACCESSOx1U



### **Description**

## **Define PM\_CAP\_CONTEXT**

### **Definition**

#define PM\_CAP\_CONTEXTOx 2U

Description

## **Define PM\_CAP\_WAKEUP**

### **Definition**

#define PM\_CAP\_WAKEUPOx4U

**Description** 

## **Define NODE\_STATE\_OFF**

### **Definition**

#define NODE\_STATE\_OFFO

**Description** 

## **Define NODE\_STATE\_ON**

#### Definition

#define NODE\_STATE\_ON1



## **Define PROC\_STATE\_FORCEDOFF**

### **Definition**

#define PROC\_STATE\_FORCEDOFFO

**Description** 

## **Define PROC\_STATE\_ACTIVE**

#### **Definition**

#define PROC\_STATE\_ACTIVE1

**Description** 

## **Define PROC\_STATE\_SLEEP**

#### **Definition**

#define PROC\_STATE\_SLEEP2

Description

## **Define PROC\_STATE\_SUSPENDING**

### **Definition**

#define PROC\_STATE\_SUSPENDING3



## **Define MAX\_LATENCY**

### **Definition**

#define MAX\_LATENCY(~OU)

Description

## **Define MAX\_QOS**

#### **Definition**

#define MAX\_QOS100U

Description

## **Define PMF\_SHUTDOWN\_TYPE\_SHUTDOWN**

#### **Definition**

#define PMF\_SHUTDOWN\_TYPE\_SHUTDOWNOU

Description

## **Define PMF\_SHUTDOWN\_TYPE\_RESET**

### **Definition**

#define PMF\_SHUTDOWN\_TYPE\_RESET1U



## **Define PMF\_SHUTDOWN\_SUBTYPE\_SUBSYSTEM**

### **Definition**

#define PMF\_SHUTDOWN\_SUBTYPE\_SUBSYSTEMOU

Description

## Define PMF\_SHUTDOWN\_SUBTYPE\_PS\_ONLY

#### **Definition**

#define PMF\_SHUTDOWN\_SUBTYPE\_PS\_ONLY1U

Description

## Define PMF\_SHUTDOWN\_SUBTYPE\_SYSTEM

#### **Definition**

#define PMF\_SHUTDOWN\_SUBTYPE\_SYSTEM2U

Description

## **Error Status**

### **Enumerations**

Enumeration XPmBootStatus



Table 58: Enumeration XPmBootStatus Values

Value	Description
PM_INITIAL_BOOT	boot is a fresh system startup
PM_RESUME	boot is a resume
PM_BOOT_ERROR	error, boot cause cannot be identified
PM_INITIAL_BOOT	boot is a fresh system startup
PM_RESUME	boot is a resume
PM_BOOT_ERROR	error, boot cause cannot be identified

### **Enumeration XPmResetAction**

**Table 59: Enumeration XPmResetAction Values** 

Value	Description
XILPM_RESET_ACTION_RELEASE	Reset action release
XILPM_RESET_ACTION_ASSERT	Reset action assert
XILPM_RESET_ACTION_PULSE	Reset action pulse

### **Enumeration XPmReset**

**Table 60: Enumeration XPmReset Values** 

Value	Description
XILPM_RESET_PCIE_CFG	Reset ID PCIE_CFG
XILPM_RESET_PCIE_BRIDGE	Reset ID PCIE_BRIDGE
XILPM_RESET_PCIE_CTRL	Reset ID PCIE_CTRL
XILPM_RESET_DP	Reset ID DP
XILPM_RESET_SWDT_CRF	Reset ID SWDT_CRF
XILPM_RESET_AFI_FM5	Reset ID AFI_FM5
XILPM_RESET_AFI_FM4	Reset ID AFI_FM4
XILPM_RESET_AFI_FM3	Reset ID AFI_FM3
XILPM_RESET_AFI_FM2	Reset ID AFI_FM2
XILPM_RESET_AFI_FM1	Reset ID AFI_FM1
XILPM_RESET_AFI_FM0	Reset ID AFI_FM0
XILPM_RESET_GDMA	Reset ID GDMA
XILPM_RESET_GPU_PP1	Reset ID GPU_PP1
XILPM_RESET_GPU_PP0	Reset ID GPU_PP0
XILPM_RESET_GPU	Reset ID GPU



*Table 60:* **Enumeration XPmReset Values** *(cont'd)* 

Value	Description	
XILPM_RESET_GT	Reset ID GT	
XILPM_RESET_SATA	Reset ID SATA	
XILPM_RESET_ACPU3_PWRON	Reset ID ACPU3_PWRON	
XILPM_RESET_ACPU2_PWRON	Reset ID ACPU2_PWRON	
XILPM_RESET_ACPU1_PWRON	Reset ID ACPU1_PWRON	
XILPM_RESET_ACPU0_PWRON	Reset ID ACPU0_PWRON	
XILPM_RESET_APU_L2	Reset ID APU_L2	
XILPM_RESET_ACPU3	Reset ID ACPU3	
XILPM_RESET_ACPU2	Reset ID ACPU2	
XILPM_RESET_ACPU1	Reset ID ACPU1	
XILPM_RESET_ACPU0	Reset ID ACPU0	
XILPM_RESET_DDR	Reset ID DDR	
XILPM_RESET_APM_FPD	Reset ID APM_FPD	
XILPM_RESET_SOFT	Reset ID SOFT	
XILPM_RESET_GEM0	Reset ID GEM0	
XILPM_RESET_GEM1	Reset ID GEM1	
XILPM_RESET_GEM2	Reset ID GEM2	
XILPM_RESET_GEM3	Reset ID GEM3	
XILPM_RESET_QSPI	Reset ID QSPI	
XILPM_RESET_UART0	Reset ID UART0	
XILPM_RESET_UART1	Reset ID UART1	
XILPM_RESET_SPI0	Reset ID SPI0	
XILPM_RESET_SPI1	Reset ID SPI1	
XILPM_RESET_SDIO0	Reset ID SDIO0	
XILPM_RESET_SDIO1	Reset ID SDIO1	
XILPM_RESET_CAN0	Reset ID CAN0	
XILPM_RESET_CAN1	Reset ID CAN1	
XILPM_RESET_I2C0	Reset ID I2C0	
XILPM_RESET_I2C1	Reset ID I2C1	
XILPM_RESET_TTC0	Reset ID TTC0	
XILPM_RESET_TTC1	Reset ID TTC1	
XILPM_RESET_TTC2	Reset ID TTC2	
XILPM_RESET_TTC3	Reset ID TTC3	
XILPM_RESET_SWDT_CRL	Reset ID SWDT_CRL	
XILPM_RESET_NAND	Reset ID NAND	
XILPM_RESET_ADMA	Reset ID ADMA	
XILPM_RESET_GPIO	Reset ID GPIO	
XILPM_RESET_IOU_CC	Reset ID IOU_CC	
XILPM_RESET_TIMESTAMP	Reset ID TIMESTAMP	



Table 60: Enumeration XPmReset Values (cont'd)

Value	Description	
XILPM_RESET_RPU_R50	Reset ID RPU_R50	
XILPM_RESET_RPU_R51	Reset ID RPU_R51	
XILPM_RESET_RPU_AMBA	Reset ID RPU_AMBA	
XILPM_RESET_OCM	Reset ID OCM	
XILPM_RESET_RPU_PGE	Reset ID RPU_PGE	
XILPM_RESET_USB0_CORERESET	Reset ID USB0_CORERESE	
XILPM_RESET_USB1_CORERESET	Reset ID USB1_CORERESE	
XILPM_RESET_USB0_HIBERRESET	Reset ID USB0_HIBERRES	
XILPM_RESET_USB1_HIBERRESET	Reset ID USB1_HIBERRES	
XILPM_RESET_USB0_APB	Reset ID USB0_APB	
XILPM_RESET_USB1_APB	Reset ID USB1_APB	
XILPM_RESET_IPI	Reset ID IPI	
XILPM_RESET_APM_LPD	Reset ID APM_LPD	
XILPM_RESET_RTC	Reset ID RTC	
XILPM_RESET_SYSMON	Reset ID SYSMON	
XILPM_RESET_AFI_FM6	Reset ID AFI_FM6	
XILPM_RESET_LPD_SWDT	Reset ID LPD_SWDT	
XILPM_RESET_FPD	Reset ID FPD	
XILPM_RESET_RPU_DBG1	Reset ID RPU_DBG1	
XILPM_RESET_RPU_DBG0	Reset ID RPU_DBG0	
XILPM_RESET_DBG_LPD	Reset ID DBG_LPD	
XILPM_RESET_DBG_FPD	Reset ID DBG_FPD	
XILPM_RESET_APLL	Reset ID APLL	
XILPM_RESET_DPLL	Reset ID DPLL	
XILPM_RESET_VPLL	Reset ID VPLL	
XILPM_RESET_IOPLL	Reset ID IOPLL	
XILPM_RESET_RPLL	Reset ID RPLL	
XILPM_RESET_GPO3_PL_0	Reset ID GPO3_PL_0	
XILPM_RESET_GPO3_PL_1	Reset ID GPO3_PL_1	
XILPM_RESET_GPO3_PL_2	Reset ID GPO3_PL_2	
XILPM_RESET_GPO3_PL_3	Reset ID GPO3_PL_3	
XILPM_RESET_GPO3_PL_4	Reset ID GPO3_PL_4	
XILPM_RESET_GPO3_PL_5	Reset ID GPO3_PL_5	
XILPM_RESET_GPO3_PL_6	Reset ID GPO3_PL_6	
XILPM_RESET_GPO3_PL_7	Reset ID GPO3_PL_7	
XILPM_RESET_GPO3_PL_8	Reset ID GPO3_PL_8	
XILPM_RESET_GPO3_PL_9	Reset ID GPO3_PL_9	
XILPM_RESET_GPO3_PL_10	Reset ID GPO3_PL_10	
XILPM_RESET_GPO3_PL_11	Reset ID GPO3_PL_11	



*Table 60:* **Enumeration XPmReset Values** *(cont'd)* 

Value	Description
XILPM_RESET_GPO3_PL_12	Reset ID GPO3_PL_12
XILPM_RESET_GPO3_PL_13	Reset ID GPO3_PL_13
XILPM_RESET_GPO3_PL_14	Reset ID GPO3_PL_14
XILPM_RESET_GPO3_PL_15	Reset ID GPO3_PL_15
XILPM_RESET_GPO3_PL_16	Reset ID GPO3_PL_16
XILPM_RESET_GPO3_PL_17	Reset ID GPO3_PL_17
XILPM_RESET_GPO3_PL_18	Reset ID GPO3_PL_18
XILPM_RESET_GPO3_PL_19	Reset ID GPO3_PL_19
XILPM_RESET_GPO3_PL_20	Reset ID GPO3_PL_20
XILPM_RESET_GPO3_PL_21	Reset ID GPO3_PL_21
XILPM_RESET_GPO3_PL_22	Reset ID GPO3_PL_22
XILPM_RESET_GPO3_PL_23	Reset ID GPO3_PL_23
XILPM_RESET_GPO3_PL_24	Reset ID GPO3_PL_24
XILPM_RESET_GPO3_PL_25	Reset ID GPO3_PL_25
XILPM_RESET_GPO3_PL_26	Reset ID GPO3_PL_26
XILPM_RESET_GPO3_PL_27	Reset ID GPO3_PL_27
XILPM_RESET_GPO3_PL_28	Reset ID GPO3_PL_28
XILPM_RESET_GPO3_PL_29	Reset ID GPO3_PL_29
XILPM_RESET_GPO3_PL_30	Reset ID GPO3_PL_30
XILPM_RESET_GPO3_PL_31	Reset ID GPO3_PL_31
XILPM_RESET_RPU_LS	Reset ID RPU_LS
XILPM_RESET_PS_ONLY	Reset ID PS_ONLY
XILPM_RESET_PL	Reset ID PL
XILPM_RESET_GPIO5_EMIO_92	Reset ID GPIO5_EMIO_92
XILPM_RESET_GPIO5_EMIO_93	Reset ID GPIO5_EMIO_93
XILPM_RESET_GPIO5_EMIO_94	Reset ID GPIO5_EMIO_94
XILPM_RESET_GPIO5_EMIO_95	Reset ID GPIO5_EMIO_95

## Enumeration XPmNotifyEvent

**Table 61: Enumeration XPmNotifyEvent Values** 

Value	Description
EVENT_STATE_CHANGE	State change event
EVENT_ZERO_USERS	Zero user event
EVENT_CPU_IDLE_FORCE_PWRDWN	CPU idle event during force power down
EVENT_STATE_CHANGE	State change event



*Table 61:* **Enumeration XPmNotifyEvent Values** (cont'd)

Value	Description
EVENT_ZERO_USERS	Zero user event

### **Enumeration XPmClock**

**Table 62: Enumeration XPmClock Values** 

Value	Description
PM_CLOCK_IOPLL	Clock ID IOPLL
PM_CLOCK_RPLL	Clock ID RPLL
PM_CLOCK_APLL	Clock ID APLL
PM_CLOCK_DPLL	Clock ID DPLL
PM_CLOCK_VPLL	Clock ID VPLL
PM_CLOCK_IOPLL_TO_FPD	Clock ID IOPLL_TO_FPD
PM_CLOCK_RPLL_TO_FPD	Clock ID RPLL_TO_FPD
PM_CLOCK_APLL_TO_LPD	Clock ID APLL_TO_LPD
PM_CLOCK_DPLL_TO_LPD	Clock ID DPLL_TO_LPD
PM_CLOCK_VPLL_TO_LPD	Clock ID VPLL_TO_LPD
PM_CLOCK_ACPU	Clock ID ACPU
PM_CLOCK_ACPU_HALF	Clock ID ACPU_HALF
PM_CLOCK_DBG_FPD	Clock ID DBG_FPD
PM_CLOCK_DBG_LPD	Clock ID DBG_LPD
PM_CLOCK_DBG_TRACE	Clock ID DBG_TRACE
PM_CLOCK_DBG_TSTMP	Clock ID DBG_TSTMP
PM_CLOCK_DP_VIDEO_REF	Clock ID DP_VIDEO_REF
PM_CLOCK_DP_AUDIO_REF	Clock ID DP_AUDIO_REF
PM_CLOCK_DP_STC_REF	Clock ID DP_STC_REF
PM_CLOCK_GDMA_REF	Clock ID GDMA_REF
PM_CLOCK_DPDMA_REF	Clock ID DPDMA_REF
PM_CLOCK_DDR_REF	Clock ID DDR_REF
PM_CLOCK_SATA_REF	Clock ID SATA_REF
PM_CLOCK_PCIE_REF	Clock ID PCIE_REF
PM_CLOCK_GPU_REF	Clock ID GPU_REF
PM_CLOCK_GPU_PP0_REF	Clock ID GPU_PP0_REF
PM_CLOCK_GPU_PP1_REF	Clock ID GPU_PP1_REF
PM_CLOCK_TOPSW_MAIN	Clock ID TOPSW_MAIN
PM_CLOCK_TOPSW_LSBUS	Clock ID TOPSW_LSBUS
PM_CLOCK_GTGREF0_REF	Clock ID GTGREF0_REF



Table 62: Enumeration XPmClock Values (cont'd)

Value	Description
PM_CLOCK_LPD_SWITCH	Clock ID LPD_SWITCH
PM_CLOCK_LPD_LSBUS	Clock ID LPD_LSBUS
PM_CLOCK_USB0_BUS_REF	Clock ID USB0_BUS_REF
PM_CLOCK_USB1_BUS_REF	Clock ID USB1_BUS_REF
PM_CLOCK_USB3_DUAL_REF	Clock ID USB3_DUAL_REF
PM_CLOCK_USB0	Clock ID USB0
PM_CLOCK_USB1	Clock ID USB1
PM_CLOCK_CPU_R5	Clock ID CPU_R5
PM_CLOCK_CPU_R5_CORE	Clock ID CPU_R5_CORE
PM_CLOCK_CSU_SPB	Clock ID CSU_SPB
PM_CLOCK_CSU_PLL	Clock ID CSU_PLL
PM_CLOCK_PCAP	Clock ID PCAP
PM_CLOCK_IOU_SWITCH	Clock ID IOU_SWITCH
PM_CLOCK_GEM_TSU_REF	Clock ID GEM_TSU_REF
PM_CLOCK_GEM_TSU	Clock ID GEM_TSU
PM_CLOCK_GEM0_TX	Clock ID GEM0_TX
PM_CLOCK_GEM1_TX	Clock ID GEM1_TX
PM_CLOCK_GEM2_TX	Clock ID GEM2_TX
PM_CLOCK_GEM3_TX	Clock ID GEM3_TX
PM_CLOCK_GEM0_RX	Clock ID GEM0_RX
PM_CLOCK_GEM1_RX	Clock ID GEM1_RX
PM_CLOCK_GEM2_RX	Clock ID GEM2_RX
PM_CLOCK_GEM3_RX	Clock ID GEM3_RX
PM_CLOCK_QSPI_REF	Clock ID QSPI_REF
PM_CLOCK_SDIO0_REF	Clock ID SDIO0_REF
PM_CLOCK_SDIO1_REF	Clock ID SDIO1_REF
PM_CLOCK_UART0_REF	Clock ID UART0_REF
PM_CLOCK_UART1_REF	Clock ID UART1_REF
PM_CLOCK_SPI0_REF	Clock ID SPI0_REF
PM_CLOCK_SPI1_REF	Clock ID SPI1_REF
PM_CLOCK_NAND_REF	Clock ID NAND_REF
PM_CLOCK_I2C0_REF	Clock ID I2C0_REF
PM_CLOCK_I2C1_REF	Clock ID I2C1_REF
PM_CLOCK_CAN0_REF	Clock ID CAN0_REF
PM_CLOCK_CAN1_REF	Clock ID CAN1_REF
PM_CLOCK_CAN0	Clock ID CAN0
PM_CLOCK_CAN1	Clock ID CAN1
PM_CLOCK_DLL_REF	Clock ID DLL_REF
PM_CLOCK_ADMA_REF	Clock ID ADMA_REF



Table 62: Enumeration XPmClock Values (cont'd)

Value	Description	
PM_CLOCK_TIMESTAMP_REF	Clock ID TIMESTAMP_REF	
PM_CLOCK_AMS_REF	Clock ID AMS_REF	
PM_CLOCK_PL0_REF	Clock ID PL0_REF	
PM_CLOCK_PL1_REF	Clock ID PL1_REF	
PM_CLOCK_PL2_REF	Clock ID PL2_REF	
PM_CLOCK_PL3_REF	Clock ID PL3_REF	
PM_CLOCK_WDT	Clock ID WDT	
PM_CLOCK_IOPLL_INT	Clock ID IOPLL_INT	
PM_CLOCK_IOPLL_PRE_SRC	Clock ID IOPLL_PRE_SRC	
PM_CLOCK_IOPLL_HALF	Clock ID IOPLL_HALF	
PM_CLOCK_IOPLL_INT_MUX	Clock ID IOPLL_INT_MUX	
PM_CLOCK_IOPLL_POST_SRC	Clock ID IOPLL_POST_SRC	
PM_CLOCK_RPLL_INT	Clock ID RPLL_INT	
PM_CLOCK_RPLL_PRE_SRC	Clock ID RPLL_PRE_SRC	
PM_CLOCK_RPLL_HALF	Clock ID RPLL_HALF	
PM_CLOCK_RPLL_INT_MUX	Clock ID RPLL_INT_MUX	
PM_CLOCK_RPLL_POST_SRC	Clock ID RPLL_POST_SRC	
PM_CLOCK_APLL_INT	Clock ID APLL_INT	
PM_CLOCK_APLL_PRE_SRC	Clock ID APLL_PRE_SRC	
PM_CLOCK_APLL_HALF	Clock ID APLL_HALF	
PM_CLOCK_APLL_INT_MUX	Clock ID APLL_INT_MUX	
PM_CLOCK_APLL_POST_SRC	Clock ID APLL_POST_SRC	
PM_CLOCK_DPLL_INT	Clock ID DPLL_INT	
PM_CLOCK_DPLL_PRE_SRC	Clock ID DPLL_PRE_SRC	
PM_CLOCK_DPLL_HALF	Clock ID DPLL_HALF	
PM_CLOCK_DPLL_INT_MUX	Clock ID DPLL_INT_MUX	
PM_CLOCK_DPLL_POST_SRC	Clock ID DPLL_POST_SRC	
PM_CLOCK_VPLL_INT	Clock ID VPLL_INT	
PM_CLOCK_VPLL_PRE_SRC	Clock ID VPLL_PRE_SRC	
PM_CLOCK_VPLL_HALF	Clock ID VPLL_HALF	
PM_CLOCK_VPLL_INT_MUX	Clock ID VPLL_INT_MUX	
PM_CLOCK_VPLL_POST_SRC	Clock ID VPLL_POST_SRC	
PM_CLOCK_CAN0_MIO	Clock ID CAN0_MIO	
PM_CLOCK_CAN1_MIO	Clock ID CAN1_MIO	
PM_CLOCK_ACPU_FULL	Clock ID ACPU_FULL	
PM_CLOCK_GEM0_REF	Clock ID GEM0_REF	
PM_CLOCK_GEM1_REF	Clock ID GEM1_REF	
PM_CLOCK_GEM2_REF	Clock ID GEM2_REF	
PM_CLOCK_GEM3_REF	Clock ID GEM3_REF	



Table 62: Enumeration XPmClock Values (cont'd)

Value	Description	
PM_CLOCK_GEM0_REF_UNGATED	Clock ID GEM0_REF_UNGATED	
PM_CLOCK_GEM1_REF_UNGATED	Clock ID GEM1_REF_UNGATED	
PM_CLOCK_GEM2_REF_UNGATED	Clock ID GEM2_REF_UNGATED	
PM_CLOCK_GEM3_REF_UNGATED	Clock ID GEM3_REF_UNGATED	
PM_CLOCK_EXT_PSS_REF	Clock ID EXT_PSS_REF	
PM_CLOCK_EXT_VIDEO	Clock ID EXT_VIDEO	
PM_CLOCK_EXT_PSS_ALT_REF	Clock ID EXT_PSS_ALT_REF	
PM_CLOCK_EXT_AUX_REF	Clock ID EXT_AUX_REF	
PM_CLOCK_EXT_GT_CRX_REF	Clock ID EXT_GT_CRX_REF	
PM_CLOCK_EXT_SWDT0	Clock ID EXT_SWDT0	
PM_CLOCK_EXT_SWDT1	Clock ID EXT_SWDT1	
PM_CLOCK_EXT_GEM0_TX_EMIO	Clock ID EXT_GEM0_TX_EMIO	
PM_CLOCK_EXT_GEM1_TX_EMIO	Clock ID EXT_GEM1_TX_EMIO	
PM_CLOCK_EXT_GEM2_TX_EMIO	Clock ID EXT_GEM2_TX_EMIO	
PM_CLOCK_EXT_GEM3_TX_EMIO	Clock ID EXT_GEM3_TX_EMIO	
PM_CLOCK_EXT_GEM0_RX_EMIO	Clock ID EXT_GEM0_RX_EMIO	
PM_CLOCK_EXT_GEM1_RX_EMIO	Clock ID EXT_GEM1_RX_EMIO	
PM_CLOCK_EXT_GEM2_RX_EMIO	Clock ID EXT_GEM2_RX_EMIO	
PM_CLOCK_EXT_GEM3_RX_EMIO	Clock ID EXT_GEM3_RX_EMIO	
PM_CLOCK_EXT_MIO50_OR_MIO51	Clock ID EXT_MIO50_OR_MIO51	
PM_CLOCK_EXT_MIO0	Clock ID EXT_MIO0	
PM_CLOCK_EXT_MIO1	Clock ID EXT_MIO1	
PM_CLOCK_EXT_MIO2	Clock ID EXT_MIO2	
PM_CLOCK_EXT_MIO3	Clock ID EXT_MIO3	
PM_CLOCK_EXT_MIO4	Clock ID EXT_MIO4	
PM_CLOCK_EXT_MIO5	Clock ID EXT_MIO5	
PM_CLOCK_EXT_MIO6	Clock ID EXT_MIO6	
PM_CLOCK_EXT_MIO7	Clock ID EXT_MIO7	
PM_CLOCK_EXT_MIO8	Clock ID EXT_MIO8	
PM_CLOCK_EXT_MIO9	Clock ID EXT_MIO9	
PM_CLOCK_EXT_MIO10	Clock ID EXT_MIO10	
PM_CLOCK_EXT_MIO11	Clock ID EXT_MIO11	
PM_CLOCK_EXT_MIO12	Clock ID EXT_MIO12	
PM_CLOCK_EXT_MIO13	Clock ID EXT_MIO13	
PM_CLOCK_EXT_MIO14	Clock ID EXT_MIO14	
PM_CLOCK_EXT_MIO15	Clock ID EXT_MIO15	
PM_CLOCK_EXT_MIO16	Clock ID EXT_MIO16	
PM_CLOCK_EXT_MIO17	Clock ID EXT_MIO17	
PM_CLOCK_EXT_MIO18	Clock ID EXT_MIO18	



Table 62: Enumeration XPmClock Values (cont'd)

Value	Description	
PM_CLOCK_EXT_MIO19	Clock ID EXT_MIO19	
PM_CLOCK_EXT_MIO20	Clock ID EXT_MIO20	
PM_CLOCK_EXT_MIO21	Clock ID EXT_MIO21	
PM_CLOCK_EXT_MIO22	Clock ID EXT_MIO22	
PM_CLOCK_EXT_MIO23	Clock ID EXT_MIO23	
PM_CLOCK_EXT_MIO24	Clock ID EXT_MIO24	
PM_CLOCK_EXT_MIO25	Clock ID EXT_MIO25	
PM_CLOCK_EXT_MIO26	Clock ID EXT_MIO26	
PM_CLOCK_EXT_MIO27	Clock ID EXT_MIO27	
PM_CLOCK_EXT_MIO28	Clock ID EXT_MIO28	
PM_CLOCK_EXT_MIO29	Clock ID EXT_MIO29	
PM_CLOCK_EXT_MIO30	Clock ID EXT_MIO30	
PM_CLOCK_EXT_MIO31	Clock ID EXT_MIO31	
PM_CLOCK_EXT_MIO32	Clock ID EXT_MIO32	
PM_CLOCK_EXT_MIO33	Clock ID EXT_MIO33	
PM_CLOCK_EXT_MIO34	Clock ID EXT_MIO34	
PM_CLOCK_EXT_MIO35	Clock ID EXT_MIO35	
PM_CLOCK_EXT_MIO36	Clock ID EXT_MIO36	
PM_CLOCK_EXT_MIO37	Clock ID EXT_MIO37	
PM_CLOCK_EXT_MIO38	Clock ID EXT_MIO38	
PM_CLOCK_EXT_MIO39	Clock ID EXT_MIO39	
PM_CLOCK_EXT_MIO40	Clock ID EXT_MIO40	
PM_CLOCK_EXT_MIO41	Clock ID EXT_MIO41	
PM_CLOCK_EXT_MIO42	Clock ID EXT_MIO42	
PM_CLOCK_EXT_MIO43	Clock ID EXT_MIO43	
PM_CLOCK_EXT_MIO44	Clock ID EXT_MIO44	
PM_CLOCK_EXT_MIO45	Clock ID EXT_MIO45	
PM_CLOCK_EXT_MIO46	Clock ID EXT_MIO46	
PM_CLOCK_EXT_MIO47	Clock ID EXT_MIO47	
PM_CLOCK_EXT_MIO48	Clock ID EXT_MIO48	
PM_CLOCK_EXT_MIO49	Clock ID EXT_MIO49	
PM_CLOCK_EXT_MIO50	Clock ID EXT_MIO50	
PM_CLOCK_EXT_MIO51	Clock ID EXT_MIO51	
PM_CLOCK_EXT_MIO52	Clock ID EXT_MIO52	
PM_CLOCK_EXT_MIO53	Clock ID EXT_MIO53	
PM_CLOCK_EXT_MIO54	Clock ID EXT_MIO54	
PM_CLOCK_EXT_MIO55	Clock ID EXT_MIO55	
PM_CLOCK_EXT_MIO56	Clock ID EXT_MIO56	
PM_CLOCK_EXT_MIO57	Clock ID EXT_MIO57	



Table 62: Enumeration XPmClock Values (cont'd)

Value	Description
PM_CLOCK_EXT_MIO58	Clock ID EXT_MIO58
PM_CLOCK_EXT_MIO59	Clock ID EXT_MIO59
PM_CLOCK_EXT_MIO60	Clock ID EXT_MIO60
PM_CLOCK_EXT_MIO61	Clock ID EXT_MIO61
PM_CLOCK_EXT_MIO62	Clock ID EXT_MIO62
PM_CLOCK_EXT_MIO63	Clock ID EXT_MIO63
PM_CLOCK_EXT_MIO64	Clock ID EXT_MIO64
PM_CLOCK_EXT_MIO65	Clock ID EXT_MIO65
PM_CLOCK_EXT_MIO66	Clock ID EXT_MIO66
PM_CLOCK_EXT_MIO67	Clock ID EXT_MIO67
PM_CLOCK_EXT_MIO68	Clock ID EXT_MIO68
PM_CLOCK_EXT_MIO69	Clock ID EXT_MIO69
PM_CLOCK_EXT_MIO70	Clock ID EXT_MIO70
PM_CLOCK_EXT_MIO71	Clock ID EXT_MIO71
PM_CLOCK_EXT_MIO72	Clock ID EXT_MIO72
PM_CLOCK_EXT_MIO73	Clock ID EXT_MIO73
PM_CLOCK_EXT_MIO74	Clock ID EXT_MIO74
PM_CLOCK_EXT_MIO75	Clock ID EXT_MIO75
PM_CLOCK_EXT_MIO76	Clock ID EXT_MIO76
PM_CLOCK_EXT_MIO77	Clock ID EXT_MIO77

### **Enumeration XPmPIIParam**

**Table 63: Enumeration XPmPllParam Values** 

Value	Description
PM_PLL_PARAM_ID_DIV2	PLL param ID DIV2
PM_PLL_PARAM_ID_FBDIV	PLL param ID FBDIV
PM_PLL_PARAM_ID_DATA	PLL param ID DATA
PM_PLL_PARAM_ID_PRE_SRC	PLL param ID PRE_SRC
PM_PLL_PARAM_ID_POST_SRC	PLL param ID POST_SRC
PM_PLL_PARAM_ID_LOCK_DLY	PLL param ID LOCK_DLY
PM_PLL_PARAM_ID_LOCK_CNT	PLL param ID LOCK_CNT
PM_PLL_PARAM_ID_LFHF	PLL param ID LFHF
PM_PLL_PARAM_ID_CP	PLL param ID CP
PM_PLL_PARAM_ID_RES	PLL param ID RES



### **Enumeration XPmPIIMode**

**Table 64: Enumeration XPmPIIMode Values** 

Value	Description
PM_PLL_MODE_INTEGER	PLL mode integer
PM_PLL_MODE_FRACTIONAL	PLL mode fractional
PM_PLL_MODE_RESET	PLL mode reset
PM_PLL_MODE_RESET	PLL mode reset
PM_PLL_MODE_INTEGER	PLL mode integer
PM_PLL_MODE_FRACTIONAL	PLL mode fractional

### **Enumeration XPmPinFn**

**Table 65: Enumeration XPmPinFn Values** 

Value	Description
PINCTRL_FUNC_CAN0	Pin Function CAN0
PINCTRL_FUNC_CAN1	Pin Function CAN1
PINCTRL_FUNC_ETHERNET0	Pin Function ETHERNET0
PINCTRL_FUNC_ETHERNET1	Pin Function ETHERNET1
PINCTRL_FUNC_ETHERNET2	Pin Function ETHERNET2
PINCTRL_FUNC_ETHERNET3	Pin Function ETHERNET3
PINCTRL_FUNC_GEMTSU0	Pin Function GEMTSU0
PINCTRL_FUNC_GPIO0	Pin Function GPIO0
PINCTRL_FUNC_I2C0	Pin Function I2C0
PINCTRL_FUNC_I2C1	Pin Function I2C1
PINCTRL_FUNC_MDIO0	Pin Function MDIO0
PINCTRL_FUNC_MDIO1	Pin Function MDIO1
PINCTRL_FUNC_MDIO2	Pin Function MDIO2
PINCTRL_FUNC_MDIO3	Pin Function MDIO3
PINCTRL_FUNC_QSPI0	Pin Function QSPI0
PINCTRL_FUNC_QSPI_FBCLK	Pin Function QSPI_FBCLK
PINCTRL_FUNC_QSPI_SS	Pin Function QSPI_SS
PINCTRL_FUNC_SPI0	Pin Function SPI0
PINCTRL_FUNC_SPI1	Pin Function SPI1
PINCTRL_FUNC_SPI0_SS	Pin Function SPI0_SS
PINCTRL_FUNC_SPI1_SS	Pin Function SPI1_SS
PINCTRL_FUNC_SDIO0	Pin Function SDIO0



*Table 65:* **Enumeration XPmPinFn Values** (cont'd)

Value	Description
PINCTRL_FUNC_SDIO0_PC	Pin Function SDIO0_PC
PINCTRL_FUNC_SDIO0_CD	Pin Function SDIO0_CD
PINCTRL_FUNC_SDIO0_WP	Pin Function SDIO0_WP
PINCTRL_FUNC_SDIO1	Pin Function SDIO1
PINCTRL_FUNC_SDIO1_PC	Pin Function SDIO1_PC
PINCTRL_FUNC_SDIO1_CD	Pin Function SDIO1_CD
PINCTRL_FUNC_SDIO1_WP	Pin Function SDIO1_WP
PINCTRL_FUNC_NAND0	Pin Function NAND0
PINCTRL_FUNC_NAND0_CE	Pin Function NAND0_CE
PINCTRL_FUNC_NAND0_RB	Pin Function NAND0_RB
PINCTRL_FUNC_NAND0_DQS	Pin Function NAND0_DQS
PINCTRL_FUNC_TTC0_CLK	Pin Function TTC0_CLK
PINCTRL_FUNC_TTC0_WAV	Pin Function TTC0_WAV
PINCTRL_FUNC_TTC1_CLK	Pin Function TTC1_CLK
PINCTRL_FUNC_TTC1_WAV	Pin Function TTC1_WAV
PINCTRL_FUNC_TTC2_CLK	Pin Function TTC2_CLK
PINCTRL_FUNC_TTC2_WAV	Pin Function TTC2_WAV
PINCTRL_FUNC_TTC3_CLK	Pin Function TTC3_CLK
PINCTRL_FUNC_TTC3_WAV	Pin Function TTC3_WAV
PINCTRL_FUNC_UART0	Pin Function UART0
PINCTRL_FUNC_UART1	Pin Function UART1
PINCTRL_FUNC_USB0	Pin Function USB0
PINCTRL_FUNC_USB1	Pin Function USB1
PINCTRL_FUNC_SWDT0_CLK	Pin Function SWDT0_CLK
PINCTRL_FUNC_SWDT0_RST	Pin Function SWDT0_RST
PINCTRL_FUNC_SWDT1_CLK	Pin Function SWDT1_CLK
PINCTRL_FUNC_SWDT1_RST	Pin Function SWDT1_RST
PINCTRL_FUNC_PMU0	Pin Function PMU0
PINCTRL_FUNC_PCIE0	Pin Function PCIE0
PINCTRL_FUNC_CSU0	Pin Function CSU0
PINCTRL_FUNC_DPAUX0	Pin Function DPAUX0
PINCTRL_FUNC_PJTAG0	Pin Function PJTAG0
PINCTRL_FUNC_TRACE0	Pin Function TRACE0
PINCTRL_FUNC_TRACEO_CLK	Pin Function TRACE0_CLK
PINCTRL_FUNC_TESTSCAN0	Pin Function TESTSCAN0

### **Enumeration XPmPinParam**



Table 66: Enumeration XPmPinParam Values

Value	Description
PINCTRL_CONFIG_SLEW_RATE	Pin config slew rate
PINCTRL_CONFIG_BIAS_STATUS	Pin config bias status
PINCTRL_CONFIG_PULL_CTRL	Pin config pull control
PINCTRL_CONFIG_SCHMITT_CMOS	Pin config schmitt CMOS
PINCTRL_CONFIG_DRIVE_STRENGTH	Pin config drive strength
PINCTRL_CONFIG_VOLTAGE_STATUS	Pin config voltage status

## Enumeration pm\_ioctl\_id

*Table 67:* Enumeration pm\_ioctl\_id Values

Value	Description
IOCTL_GET_RPU_OPER_MODE	Get RPU mode
IOCTL_SET_RPU_OPER_MODE	Set RPU mode
IOCTL_RPU_BOOT_ADDR_CONFIG	RPU boot address config
IOCTL_TCM_COMB_CONFIG	TCM config
IOCTL_SET_TAPDELAY_BYPASS	TAP delay bypass
IOCTL_SET_SGMII_MODE	SGMII mode
IOCTL_SD_DLL_RESET	SD DLL reset
IOCTL_SET_SD_TAPDELAY	SD TAP delay
IOCTL_SET_PLL_FRAC_MODE	Set PLL frac mode
IOCTL_GET_PLL_FRAC_MODE	Get PLL frac mode
IOCTL_SET_PLL_FRAC_DATA	Set PLL frac data
IOCTL_GET_PLL_FRAC_DATA	Get PLL frac data
IOCTL_WRITE_GGS	Write GGS
IOCTL_READ_GGS	Read GGS
IOCTL_WRITE_PGGS	Write PGGS
IOCTL_READ_PGGS	Read PGGS
IOCTL_ULPI_RESET	ULPI reset
IOCTL_SET_BOOT_HEALTH_STATUS	Set boot status
IOCTL_AFI	AFI
IOCTL_PROBE_COUNTER_READ	Probe counter read
IOCTL_PROBE_COUNTER_WRITE	Probe counter write
IOCTL_OSPI_MUX_SELECT	OSPI mux select
IOCTL_USB_SET_STATE	USB set state
IOCTL_GET_LAST_RESET_REASON	Get last reset reason
IOCTL_AIE_ISR_CLEAR	AIE ISR clear



Table 67: Enumeration pm\_ioctl\_id Values (cont'd)

Value	Description
IOCTL_REGISTER_SGI	Register SGI to ATF
IOCTL_SET_FEATURE_CONFIG	Set runtime feature config
IOCTL_GET_FEATURE_CONFIG	Get runtime feature config
IOCTL_GET_RPU_OPER_MODE	Get RPU mode
IOCTL_SET_RPU_OPER_MODE	Set RPU mode
IOCTL_RPU_BOOT_ADDR_CONFIG	RPU boot address config
IOCTL_TCM_COMB_CONFIG	TCM config
IOCTL_SET_TAPDELAY_BYPASS	TAP delay bypass
IOCTL_SET_SGMII_MODE	SGMII mode
IOCTL_SD_DLL_RESET	SD DLL reset
IOCTL_SET_SD_TAPDELAY	SD TAP delay
IOCTL_SET_PLL_FRAC_MODE	Set PLL frac mode
IOCTL_GET_PLL_FRAC_MODE	Get PLL frac mode
IOCTL_SET_PLL_FRAC_DATA	Set PLL frac data
IOCTL_GET_PLL_FRAC_DATA	Get PLL frac data
IOCTL_WRITE_GGS	Write GGS
IOCTL_READ_GGS	Read GGS
IOCTL_WRITE_PGGS	Write PGGS
IOCTL_READ_PGGS	Read PGGS
IOCTL_ULPI_RESET	ULPI reset
IOCTL_SET_BOOT_HEALTH_STATUS	Set boot status
IOCTL_AFI	AFI
IOCTL_PROBE_COUNTER_READ	Probe counter read
IOCTL_PROBE_COUNTER_WRITE	Probe counter write
IOCTL_OSPI_MUX_SELECT	OSPI mux select
IOCTL_USB_SET_STATE	USB set state
IOCTL_GET_LAST_RESET_REASON	Get last reset reason
IOCTL_AIE_ISR_CLEAR	AIE ISR clear
IOCTL_REGISTER_SGI	Register SGI to ATF
IOCTL_SET_FEATURE_CONFIG	Set feature config
IOCTL_GET_FEATURE_CONFIG	Get feature config

## Enumeration pm\_feature\_id



### *Table 68:* Enumeration pm\_feature\_id Values

Value	Description
XPM_FEATURE_INVALID	Invalid ID
XPM_FEATURE_OVERTEMP_STATUS	Over temperature status
XPM_FEATURE_OVERTEMP_VALUE	Over temperature limit
XPM_FEATURE_EXTWDT_STATUS	External watchdog status
XPM_FEATURE_EXTWDT_VALUE	External watchdog interval

## **Definitions**

### Define XST\_PM\_INTERNAL

### **Definition**

#define XST\_PM\_INTERNAL2000L

### **Description**

### Define XST\_PM\_CONFLICT

### **Definition**

#define XST\_PM\_CONFLICT2001L

### **Description**

### Define XST\_PM\_NO\_ACCESS

### **Definition**

#define XST\_PM\_NO\_ACCESS2002L



### Define XST\_PM\_INVALID\_NODE

### **Definition**

#define XST\_PM\_INVALID\_NODE2003L

### **Description**

### Define XST\_PM\_DOUBLE\_REQ

#### **Definition**

#define XST\_PM\_DOUBLE\_REQ2004L

### **Description**

### Define XST\_PM\_ABORT\_SUSPEND

### **Definition**

#define XST\_PM\_ABORT\_SUSPEND2005L

### **Description**

### Define XST\_PM\_TIMEOUT

#### **Definition**

#define XST\_PM\_TIMEOUT2006L



## Define XST\_PM\_NODE\_USED

### **Definition**

#define XST\_PM\_NODE\_USED2007L





# XilPM Versal ACAP APIs

### **Table 69: Quick Function Reference**

Туре	Name	Arguments
XStatus	XPm_InitXilpm	XIpiPsu * IpiInst
enum XPmBootStatus	XPm_GetBootStatus	void
XStatus	XPm_GetChipID	u32 * IDCode u32 * Version
XStatus	XPm_GetApiVersion	u32 * Version
XStatus	XPm_RequestNode	const u32 DeviceId const u32 Capabilities const u32 QoS const u32 Ack
XStatus	XPm_ReleaseNode	const u32 DeviceId
XStatus	XPm_SetRequirement	const u32 DeviceId const u32 Capabilities const u32 QoS const u32 Ack
XStatus	XPm_GetNodeStatus	const u32 DeviceId  XPm_NodeStatus *const NodeStatus



*Table 69:* **Quick Function Reference** (cont'd)

Туре	Name	Arguments
XStatus	XPm_ResetAssert	const u32 ResetId const u32 Action
XStatus	XPm_ResetGetStatus	const u32 ResetId u32 *const State
XStatus	XPm_PinCtrlRequest	const u32 PinId
XStatus	XPm_PinCtrlRelease	const u32 PinId
XStatus	XPm_PinCtrlSetFunction	const u32 PinId const u32 FunctionId
XStatus	XPm_PinCtrlGetFunction	const u32 PinId u32 *const FunctionId
XStatus	XPm_PinCtrlSetParameter	const u32 PinId const u32 ParamId const u32 ParamVal
XStatus	XPm_PinCtrlGetParameter	const u32 PinId const u32 ParamId u32 *const ParamVal
XStatus	XPm_DevIoctl	const u32 DeviceId const pm_i octl_i d IoctlId const u32 Arg1 const u32 Arg2 u32 *const Response
XStatus	XPm_ClockEnable	const u32 ClockId
XStatus	XPm_ClockDisable	const u32 ClockId
XStatus	XPm_ClockGetStatus	const u32 ClockId u32 *const State
XStatus	XPm_ClockSetDivider	const u32 ClockId const u32 Divider



*Table 69:* **Quick Function Reference** (cont'd)

Туре	Name	Arguments
XStatus	XPm_ClockGetDivider	const u32 ClockId u32 *const Divider
XStatus	XPm_ClockSetParent	const u32 ClockId const u32 ParentIdx
XStatus	XPm_ClockGetParent	const u32 ClockId u32 *const ParentIdx
XStatus	XPm_ClockGetRate	const u32 ClockId u32 *const Rate
XStatus	XPm_ClockSetRate	const u32 ClockId const u32 Rate
XStatus	XPm_PllSetParameter	const u32 ClockId const enum XPm_Pl I Conf i gPar ams ParamId const u32 Value
XStatus	XPm_PllGetParameter	const u32 ClockId const enum XPm_PI I Conf i gPar ams ParamId u32 *const Value
XStatus	XPm_PllSetMode	const u32 ClockId const u32 Value
XStatus	XPm_PllGetMode	const u32 ClockId u32 *const Value
XStatus	XPm_SelfSuspend	const u32 DeviceId const u32 Latency const u8 State const u64 Address
XStatus	XPm_RequestWakeUp	const u32 TargetDevId const u8 SetAddress const u64 Address const u32 Ack
void	XPm_SuspendFinalize	void



*Table 69:* **Quick Function Reference** (cont'd)

Туре	Name	Arguments
XStatus	XPm_RequestSuspend	const u32 TargetSubsystemId const u32 Ack const u32 Latency const u32 State
XStatus	XPm_AbortSuspend	const enum XPmAbor t Reason Reason
XStatus	XPm_ForcePowerDown	const u32 TargetDevId const u32 Ack
XStatus	XPm_SystemShutdown	const u32 Type const u32 SubType
XStatus	XPm_SetWakeUpSource	const u32 TargetDeviceId const u32 DeviceId const u32 Enable
XStatus	XPm_Query	const u32 QueryId const u32 Arg1 const u32 Arg2 const u32 Arg3 u32 *const Data
XStatus	XPm_SetMaxLatency	const u32 DeviceId const u32 Latency
XStatus	XPm_GetOpCharacteristic	const u32 DeviceId const enum XPmOpChar Type Type u32 *const Result
XStatus	XPm_InitFinalize	void
XStatus	XPm_RegisterNotifier	XPm_Notifier *const Notifier
XStatus	XPm_UnregisterNotifier	XPm_Notifi er *const Notifier
void	XPm_InitSuspendCb	const enum XPmSuspendReason Reason const u32 Latency const u32 State const u32 Timeout



### Table 69: Quick Function Reference (cont'd)

Туре	Name	Arguments
void	XPm_AcknowledgeCb	const u32 Node const XStatus Status const u32 Oppoint
void	XPm_NotifyCb	const u32 Node const u32 Event const u32 Oppoint
XStatus	XPm_FeatureCheck	const u32 FeatureId u32 * Version

## **Functions**

## XPm\_InitXilpm

### **Prototype**

XStatus XPm\_InitXiIpm(XIpiPsu \*IpiInst);

#### **Parameters**

XPm\_I ni t Xi I pm

### **Table 70: XPm\_InitXilpm Arguments**

Туре	Name	Description
XIpiPsu *	IpiInst	Pointer to IPI driver instance

#### **Returns**

## XPm\_GetBootStatus



### **Prototype**

enum

XPmBoot Status

XPm\_GetBootStatus(voi d);

### **Returns**

## XPm\_GetChipID

### **Prototype**

XStatus XPm\_GetChi pl D(u32 \*I DCode, u32 \*Versi on);

#### **Parameters**

XPm\_Get Chi pl D

**Table 71: XPm\_GetChipID Arguments** 

Туре	Name	Description
u32 *	IDCode	Returns the chip ID code.
u32 *	Version	Returns the chip version.

#### **Returns**

## XPm\_GetApiVersion

### **Prototype**

XStatus XPm\_GetApi Versi on(u32 \*Versi on);



XPm\_Get Api Versi on

**Table 72: XPm\_GetApiVersion Arguments** 

Туре	Name	Description
u32 *	Version	Returns the API 32-bit version number.

#### **Returns**

# XPm\_RequestNode

## **Prototype**

XStatus XPm\_RequestNode(const u32 Deviceld, const u32 Capabilities, const u32 QoS, const u32 Ack);

### **Parameters**

XPm\_Request Node

## *Table 73:* XPm\_RequestNode Arguments

Туре	Name	Description
const u32	DeviceId	Device which needs to be requested
const u32	Capabilities	<ul> <li>Device Capabilities, can be combined</li> <li>PM_CAP_ACCESS: full access / functionality</li> <li>PM_CAP_CONTEXT: preserve context</li> <li>PM_CAP_WAKEUP: emit wake interrupts</li> </ul>
const u32	QoS	Quality of Service (0-100) required
const u32	Ack	Requested acknowledge type

#### **Returns**

# XPm\_ReleaseNode



## **Prototype**

XStatus XPm\_ReleaseNode(const u32 DeviceId);

### **Parameters**

XPm\_Rel easeNode

**Table 74: XPm\_ReleaseNode Arguments** 

Туре	Name	Description
const u32	DeviceId	Device which needs to be released

### **Returns**

# XPm\_SetRequirement

## **Prototype**

XStatus XPm\_SetRequirement(const u32 DeviceId, const u32 Capabilities, const u32 QoS, const u32 Ack);

### **Parameters**

XPm\_Set Requirement

*Table 75:* **XPm\_SetRequirement Arguments** 

Туре	Name	Description
const u32	DeviceId	Device for which requirement needs to be set
const u32	Capabilities	<ul> <li>Device Capabilities, can be combined</li> <li>PM_CAP_ACCESS: full access / functionality</li> <li>PM_CAP_CONTEXT: preserve context</li> <li>PM_CAP_WAKEUP: emit wake interrupts</li> </ul>
const u32	QoS	Quality of Service (0-100) required
const u32	Ack	Requested acknowledge type

#### **Returns**



# XPm\_GetNodeStatus

## **Prototype**

XStatus XPm\_GetNodeStatus(const u32 DeviceId, XPm\_NodeStatus \*const NodeStatus);

### **Parameters**

XPm\_GetNodeStatus

**Table 76: XPm\_GetNodeStatus Arguments** 

Туре	Name	Description
const u32	DeviceId	Device for which status is requested
XPm_NodeStatus *const	NodeStatus	Structure pointer to store device status
		Status - The current power state of the device
		。 For CPU nodes:
		- 0 : if CPU is powered down,
		- 1 : if CPU is active (powered up),
		- 8 : if CPU is suspending (powered up)
		For power islands and power domains:
		- 0 : if island is powered down,
		- 2 : if island is powered up
		。 For slaves:
		- 0 : if slave is powered down,
		- 1 : if slave is powered up,
		- 9 : if slave is in retention
		Requirement - Requirements placed on the device by the caller
		• Usage
		。 0 : node is not used by any PU,
		。 1 : node is used by caller exclusively,
		。 2 : node is used by other PU(s) only,
		3 : node is used by caller and by other PU(s)

### **Returns**



## XPm\_ResetAssert

## **Prototype**

XStatus XPm\_ResetAssert(const u32 Resetld, const u32 Action);

### **Parameters**

XPm\_ResetAssert

*Table 77:* **XPm\_ResetAssert Arguments** 

Туре	Name	Description
const u32	ResetId	Reset ID
const u32	Action	<ul> <li>Reset action to be taken</li> <li>PM_RESET_ACTION_RELEASE for Release Reset</li> <li>PM_RESET_ACTION_ASSERT for Assert Reset</li> <li>PM_RESET_ACTION_PULSE for Pulse Reset</li> </ul>

### **Returns**

## XPm\_ResetGetStatus

## **Prototype**

XStatus XPm\_ResetGetStatus(const u32 ResetId, u32 \*const State);

### **Parameters**

XPm\_ResetGetStatus

## *Table 78*: XPm\_ResetGetStatus Arguments

Туре	Name	Description
const u32	ResetId	Reset ID



## Table 78: XPm\_ResetGetStatus Arguments (cont'd)

Туре	Name	Description
u32 *const	State	Pointer to store the status of specified reset  O for reset released  I for reset asserted

### **Returns**

# XPm\_PinCtrlRequest

## **Prototype**

XStatus XPm\_PinCtrl Request(const u32 Pinld);

#### **Parameters**

XPm\_PinCtrl Request

### *Table 79:* XPm\_PinCtrlRequest Arguments

Туре	Name	Description
const u32	PinId	Pin ID

### **Returns**

# XPm\_PinCtrlRelease

## **Prototype**

XStatus XPm\_PinCtrl Release(const u32 Pinld);

### **Parameters**

XPm\_Pi nCtrl Rel ease

**XILINX** 

## Table 80: XPm\_PinCtrlRelease Arguments

Туре	Name	Description
const u32	PinId	Pin ID

### **Returns**

# XPm\_PinCtrlSetFunction

## **Prototype**

XStatus XPm\_PinCtrl SetFunction(const u32 Pinld, const u32 FunctionId);

### **Parameters**

XPm\_PinCtrl SetFunction

**Table 81: XPm\_PinCtrlSetFunction Arguments** 

Туре	Name	Description
const u32	PinId	Pin ID
const u32	FunctionId	Function ID which needs to be set

### **Returns**

# XPm\_PinCtrlGetFunction

## **Prototype**

XStatus XPm\_PinCtrl GetFunction(const u32 Pinld, u32 \*const FunctionId);

## **Parameters**

XPm\_PinCtrl GetFunction



## **Table 82: XPm\_PinCtrlGetFunction Arguments**

Туре	Name	Description
const u32	PinId	Pin ID
u32 *const	FunctionId	Pointer to Function ID

### **Returns**

# XPm\_PinCtrlSetParameter

ParamId	ParamVal
PINCTRL_CONFIG_SLEW_RATE	PINCTRL_SLEW_RATE_SLOW, PINCTRL_SLEW_RATE_FAST
PINCTRL_CONFIG_BIAS_STATUS	PINCTRL_BIAS_DISABLE, PINCTRL_BIAS_ENABLE
PINCTRL_CONFIG_PULL_CTRL	PINCTRL_BIAS_PULL_DOWN, PINCTRL_BIAS_PULL_UP
PINCTRL_CONFIG_SCHMITT_CMOS	PINCTRL_INPUT_TYPE_CMOS, PINCTRL_INPUT_TYPE_SCHMITT
PINCTRL_CONFIG_DRIVE_STRENGTH	PINCTRL_DRIVE_STRENGTH_TRISTATE, PINCTRL_DRIVE_STRENGTH_4MA, PINCTRL_DRIVE_STRENGTH_8MA, PINCTRL_DRIVE_STRENGTH_12MA
PINCTRL_CONFIG_TRI_STATE	PINCTRL_TRI_STATE_DISABLE, PINCTRL_TRI_STATE_ENABLE

## **Prototype**

XStatus XPm\_PinCtrl SetParameter (const u32 Pinl d, const u32 Paramld, const u32 Paramlal);

### **Parameters**

XPm\_PinCtrl SetParameter

*Table 83:* XPm\_PinCtrlSetParameter Arguments

Туре	Name	Description
const u32	PinId	Pin ID
const u32	ParamId	Parameter ID
const u32	ParamVal	Value of the parameter

#### **Returns**



# XPm\_PinCtrlGetParameter

ParamId	ParamVal
PINCTRL_CONFIG_SLEW_RATE	PINCTRL_SLEW_RATE_SLOW, PINCTRL_SLEW_RATE_FAST
PINCTRL_CONFIG_BIAS_STATUS	PINCTRL_BIAS_DISABLE, PINCTRL_BIAS_ENABLE
PINCTRL_CONFIG_PULL_CTRL	PINCTRL_BIAS_PULL_DOWN, PINCTRL_BIAS_PULL_UP
PINCTRL_CONFIG_SCHMITT_CMOS	PINCTRL_INPUT_TYPE_CMOS, PINCTRL_INPUT_TYPE_SCHMITT
PINCTRL_CONFIG_DRIVE_STRENGTH	PINCTRL_DRIVE_STRENGTH_TRISTATE, PINCTRL_DRIVE_STRENGTH_4MA, PINCTRL_DRIVE_STRENGTH_8MA, PINCTRL_DRIVE_STRENGTH_12MA
PINCTRL_CONFIG_VOLTAGE_STATUS	1 for 1.8v mode, 0 for 3.3v mode
PINCTRL_CONFIG_TRI_STATE	PINCTRL_TRI_STATE_DISABLE, PINCTRL_TRI_STATE_ENABLE

## **Prototype**

XStatus XPm\_PinCtrl GetParameter(const u32 Pinld, const u32 Paramld, u32 \*const ParamVal);

### **Parameters**

XPm\_PinCtrl GetParameter

**Table 84: XPm\_PinCtrlGetParameter Arguments** 

Туре	Name	Description
const u32	PinId	Pin ID
const u32	ParamId	Parameter ID
u32 *const	ParamVal	Pointer to the value of the parameter

#### Returns

## XPm\_DevIoctl

## **Prototype**

XStatus XPm\_Devloctl(const u32 Deviceld, const pm\_ioctl\_id loctlld, const u32 Arg1, const u32 Arg2, u32 \*const Response);



XPm\_DevloctI

## Table 85: XPm\_DevIoctl Arguments

Туре	Name	Description
const u32	DeviceId	ID of the device
const pm_i oct l _i d	IoctlId	IOCTL function ID
const u32	Arg1	Argument 1
const u32	Arg2	Argument 2
u32 *const	Response	Ioctl response

#### **Returns**

## XPm\_ClockEnable

## **Prototype**

XStatus XPm\_ClockEnable(const u32 ClockId);

### **Parameters**

XPm\_Cl ockEnabl e

## *Table 86:* **XPm\_ClockEnable Arguments**

Туре	Name	Description
const u32	ClockId	Clock ID

### **Returns**

# XPm\_ClockDisable

### **Prototype**

XStatus XPm\_ClockDisable(const u32 ClockId);



XPm\_Cl ockDi sabl e

## **Table 87: XPm\_ClockDisable Arguments**

Туре	Name	Description
const u32	ClockId	Clock ID

#### **Returns**

# XPm\_ClockGetStatus

## **Prototype**

XStatus XPm\_ClockGetStatus(const u32 ClockId, u32 \*const State);

#### **Parameters**

XPm\_Cl ockGetStatus

## *Table 88:* XPm\_ClockGetStatus Arguments

Туре	Name	Description
const u32	ClockId	Clock ID
u32 *const	State	Pointer to store the clock state     1 for enable and 0 for disable

#### **Returns**

## XPm\_ClockSetDivider

## **Prototype**

XStatus XPm\_ClockSetDivider(const u32 ClockId, const u32 Divider);



XPm\_Cl ockSet Di vi der

## Table 89: XPm\_ClockSetDivider Arguments

Туре	Name	Description
const u32	ClockId	Clock ID
const u32	Divider	Value of the divider

### **Returns**

# XPm\_ClockGetDivider

## **Prototype**

XStatus XPm\_ClockGetDivider(const u32 ClockId, u32 \*const Divider);

### **Parameters**

XPm\_Cl ockGet Di vi der

## Table 90: XPm\_ClockGetDivider Arguments

Туре	Name	Description
const u32	ClockId	Clock ID
u32 *const	Divider	Pointer to store divider value

#### Returns

# XPm\_ClockSetParent

### **Prototype**

XStatus XPm\_ClockSetParent(const u32 ClockId, const u32 ParentIdx);



XPm\_Cl ockSetParent

**Table 91: XPm\_ClockSetParent Arguments** 

Туре	Name	Description
const u32	ClockId	Clock ID
const u32	ParentIdx	Parent clock index

### **Returns**

# XPm\_ClockGetParent

## **Prototype**

XStatus XPm\_ClockGetParent(const u32 ClockId, u32 \*const ParentIdx);

### **Parameters**

XPm\_Cl ockGetParent

## **Table 92: XPm\_ClockGetParent Arguments**

Туре	Name	Description
const u32	ClockId	Clock ID
u32 *const	ParentIdx	Pointer to store the parent clock index

#### Returns

# XPm\_ClockGetRate

### **Prototype**

XStatus XPm\_ClockGetRate(const u32 ClockId, u32 \*const Rate);



XPm\_Cl ockGetRate

## Table 93: XPm\_ClockGetRate Arguments

Туре	Name	Description
const u32	ClockId	Clock ID
u32 *const	Rate	Pointer to store the rate clock

### **Returns**

# XPm\_ClockSetRate

## **Prototype**

XStatus XPm\_ClockSetRate(const u32 ClockId, const u32 Rate);

#### **Parameters**

XPm\_Cl ockSetRate

### Table 94: XPm\_ClockSetRate Arguments

Туре	Name	Description
const u32	ClockId	Clock ID
const u32	Rate	Clock rate

#### Returns

# XPm\_PIISetParameter

### **Prototype**

XStatus XPm\_PIISetParameter(const u32 ClockId, const enum XPm\_PIIConfigParams Paramld, const u32 Value);

## XPm\_PIISetParameter

## Table 95: XPm\_PIISetParameter Arguments

Туре	Name	Description
const u32	ClockId	Clock ID
const enum XPm_PI I Confi gParams	ParamId	Parameter ID
		<ul> <li>PM_PLL_PARAM_ID_DIV2</li> </ul>



*Table 96:* **XPm\_PllGetParameter Arguments** (cont'd)

Туре	Name	Description
const enum XPm_PI I Conf i gPar ams	ParamId	Parameter ID
g. a. a		PM_PLL_PARAM_ID_DIV2
		PM_PLL_PARAM_ID_FBDIV
		PM_PLL_PARAM_ID_DATA
		PM_PLL_PARAM_ID_PRE_SRC
		PM_PLL_PARAM_ID_POST_SRC
		PM_PLL_PARAM_ID_LOCK_DLY
		PM_PLL_PARAM_ID_LOCK_CNT
		PM_PLL_PARAM_ID_LFHF
		PM_PLL_PARAM_ID_CP
		PM_PLL_PARAM_ID_RES
u32 *const	Value	Pointer to store parameter value (See register description for possible values)

### **Returns**

# XPm\_PllSetMode

## **Prototype**

XStatus XPm\_PIISetMode(const u32 ClockId, const u32 Value);

### **Parameters**

XPm\_PI I Set Mode

*Table 97:* **XPm\_PIISetMode Arguments** 

Туре	Name	Description
const u32	ClockId	Clock ID
const u32	Value	Mode which need to be set  O for Reset mode  I for Integer mode  or for Fractional mode



### **Returns**

# XPm\_PllGetMode

### **Prototype**

XStatus XPm\_PIIGetMode(const u32 ClockId, u32 \*const Value);

### **Parameters**

XPm\_PII Get Mode

### Table 98: XPm\_PllGetMode Arguments

Туре	Name	Description
const u32	ClockId	Clock ID
u32 *const	Value	Pointer to store the value of mode  O for Reset mode  I for Integer mode  Tor Fractional mode

### **Returns**

# XPm\_SelfSuspend

### **Prototype**

XStatus XPm\_SelfSuspend(const u32 Deviceld, const u32 Latency, const u8 State, const u64 Address);

### **Parameters**

XPm\_SelfSuspend



## **Table 99: XPm\_SelfSuspend Arguments**

Туре	Name	Description
const u32	DeviceId	Device ID of the CPU
const u32	Latency	Maximum wake-up latency requirement in us(microsecs)
const u8	State	Instead of specifying a maximum latency, a CPU can also explicitly request a certain power state.
const u64	Address	Address from which to resume when woken up.

### **Returns**

# XPm\_RequestWakeUp

## **Prototype**

XStatus XPm\_RequestWakeUp(const u32 TargetDevId, const u8 SetAddress, const u64 Address, const u32 Ack);

### **Parameters**

XPm\_RequestWakeUp

## Table 100: XPm\_RequestWakeUp Arguments

Туре	Name	Description
const u32	TargetDevId	Device ID of the CPU or PU to be powered/woken up.
const u8	SetAddress	<ul> <li>Specifies whether the start address argument is being passed.</li> <li>0 : do not set start address</li> <li>1 : set start address</li> </ul>
const u64	Address	Address from which to resume when woken up. Will only be used if set_address is 1.
const u32	Ack	Requested acknowledge type

### **Returns**



# XPm\_SuspendFinalize

Note:

### **Prototype**

voi d XPm\_SuspendFi nal i ze(voi d);

### **Returns**

## XPm\_RequestSuspend

## **Prototype**

XStatus XPm\_RequestSuspend(const u32 TargetSubsystem d, const u32 Ack, const u32 Latency, const u32 State);

### **Parameters**

XPm\_RequestSuspend

**Table 101: XPm\_RequestSuspend Arguments** 

Туре	Name	Description
const u32	TargetSubsystemId	Subsystem ID of the target
const u32	Ack	Requested acknowledge type
const u32	Latency	Maximum wake-up latency requirement in us(microsecs)
const u32	State	Power State

### **Returns**

# XPm\_AbortSuspend



## **Prototype**

XStatus XPm\_AbortSuspend(const enum XPmAbortReason Reason);

### **Parameters**

XPm\_AbortSuspend

## Table 102: XPm\_AbortSuspend Arguments

Reason  Reason code why the suspend can not be performed or  ABORT_REASON_WKUP_EVENT: local wakeup-event  ABORT_REASON_PU_BUSY: PU is busy  ABORT_REASON_NO_PWRDN: no external powerdow supported  ABORT_REASON_UNKNOWN: unknown error during procedure	eceived

### **Returns**

## XPm\_ForcePowerDown

Note:

### **Prototype**

XStatus XPm\_ForcePowerDown(const u32 TargetDevId, const u32 Ack);

### **Parameters**

XPm\_ForcePowerDown

## Table 103: XPm\_ForcePowerDown Arguments

Туре	Name	Description
const u32	TargetDevId	Device ID of the PU node to be forced powered down.
const u32	Ack	Requested acknowledge type



### Returns

# XPm\_SystemShutdown

### **Prototype**

XStatus XPm\_SystemShutdown(const u32 Type, const u32 SubType);

### **Parameters**

XPm\_SystemShutdown

### Table 104: XPm\_SystemShutdown Arguments

Туре	Name	Description
const u32	Туре	Shutdown type (shutdown/restart)
const u32	SubType	Shutdown subtype (subsystem-only/PU-only/system)

#### Returns

## XPm\_SetWakeUpSource

### **Prototype**

XStatus XPm\_SetWakeUpSource(const u32 TargetDeviceld, const u32 Deviceld, const u32 Enable);

#### **Parameters**

XPm\_Set WakeUpSource

## Table 105: XPm\_SetWakeUpSource Arguments

Туре	Name	Description
const u32	TargetDeviceId	Device ID of the target
const u32	DeviceId	Device ID used as wakeup source
const u32	Enable	1 - Enable, 0 - Disable



### **Returns**

## XPm\_Query

### **Prototype**

XStatus XPm\_Query(const u32 Queryld, const u32 Arg1, const u32 Arg2, const u32 Arg3, u32 \*const Data);

### **Parameters**

XPm\_Query

### *Table 106:* **XPm\_Query Arguments**

Туре	Name	Description
const u32	QueryId	The type of data to query
const u32	Arg1	Query argument 1
const u32	Arg2	Query argument 2
const u32	Arg3	Query argument 3
u32 *const	Data	Pointer to the output data

#### **Returns**

# XPm\_SetMaxLatency

Note:

## **Prototype**

XStatus XPm\_SetMaxLatency(const u32 Deviceld, const u32 Latency);

### **Parameters**

XPm\_Set MaxLatency



### **Table 107: XPm\_SetMaxLatency Arguments**

Туре	Name	Description
const u32	DeviceId	Device ID.
const u32	Latency	Maximum wake-up latency required.

### **Returns**

# XPm\_GetOpCharacteristic

Note:

### **Prototype**

XStatus XPm\_GetOpCharacteristic(const u32 DeviceId, const enum XPmOpCharType Type, u32 \*const Result);

### **Parameters**

XPm\_GetOpCharacteristic

## *Table 108:* **XPm\_GetOpCharacteristic Arguments**

Туре	Name	Description
const u32	DeviceId	Device ID.
const enum XPmOpChar Type	Туре	<ul> <li>Type of operating characteristic requested:</li> <li>power (current power consumption),</li> <li>latency (current latency in micro seconds to return to active state),</li> <li>temperature (current temperature in Celsius (Q8.7 format)),</li> </ul>
u32 *const	Result	Used to return the requested operating characteristic.

### **Returns**



# XPm\_InitFinalize

## **Prototype**

XStatus XPm\_I ni tFi nal i ze(voi d);

**Returns** 

# XPm\_RegisterNotifier

Note:

## **Prototype**

XStatus XPm\_RegisterNotifier(XPm\_Notifier \*const Notifier);

### **Parameters**

XPm\_RegisterNotifier

## *Table 109:* XPm\_RegisterNotifier Arguments

Туре	Name	Description
XPm_Notifier *const	Notifier	Pointer to the notifier object to be associated with the requested notification.

### **Returns**

# XPm\_UnregisterNotifier



## **Prototype**

XStatus XPm\_UnregisterNotifier(XPm\_Notifier \*const Notifier);

#### **Parameters**

XPm\_UnregisterNotifier

## **Table 110: XPm\_UnregisterNotifier Arguments**

Туре	Name	Description
XPm_Notifier *const	Notifier	Pointer to the notifier object associated with the previously requested notification

#### **Returns**

# XPm\_InitSuspendCb

Note:

### **Prototype**

voi d XPm\_I ni tSuspendCb(const enum XPmSuspendReason Reason, const u32 Latency, const u32 State, const u32 Ti meout);

### **Parameters**

XPm\_I ni tSuspendCb

**Table 111: XPm\_InitSuspendCb Arguments** 

Туре	Name	Description
const enum XPn&uspendReason	Reason	Suspend reason:  SUSPEND_REASON_PU_REQ: Request by another PU  SUSPEND_REASON_ALERT: Unrecoverable SysMon alert  SUSPEND_REASON_SHUTDOWN: System shutdown  SUSPEND_REASON_RESTART: System restart
const u32	Latency	Maximum wake-up latency in us(micro secs). This information can be used by the PU to decide what level of context saving may be required.



## Table 111: XPm\_InitSuspendCb Arguments (cont'd)

Туре	Name	Description
const u32	State	Targeted sleep/suspend state.
const u32	Timeout	Timeout in ms, specifying how much time a PU has to initiate its suspend procedure before it's being considered unresponsive.

#### Returns

# XPm\_AcknowledgeCb

## **Prototype**

voi d XPm\_AcknowledgeCb(const u32 Node, const XStatus Status, const u32 Oppoint);

### **Parameters**

XPm\_AcknowledgeCb

**Table 112: XPm\_AcknowledgeCb Arguments** 

Туре	Name	Description
const u32	Node	ID of the component or sub-system in question.
const XStatus	Status	Status of the operation:  OK: the operation completed successfully  ERR: the requested operation failed
const u32	Oppoint	Operating point of the node in question

#### Returns

# XPm\_NotifyCb



## **Prototype**

voi d XPm\_NotifyCb(const u32 Node, const u32 Event, const u32 Oppoint);

### **Parameters**

XPm\_NotifyCb

**Table 113: XPm\_NotifyCb Arguments** 

Туре	Name	Description
const u32	Node	ID of the device the event notification is related to.
const u32	Event	ID of the event
const u32	Oppoint	Current operating state of the device.

#### Returns

# XPm\_FeatureCheck

## **Prototype**

XStatus XPm\_FeatureCheck(const u32 Featureld, u32 \*Version);

### **Parameters**

XPm\_FeatureCheck

**Table 114: XPm\_FeatureCheck Arguments** 

Туре	Name	Description
const u32	FeatureId	The feature ID (API-ID)
u32 *	Version	Pointer to the output data where version of feature store. For the supported feature get non zero value in version, But if version is 0U that means feature not supported.
u32	Bitmask[0]	Lower-32 bits of 64-bit bitmask representing if 0 - 31 IOCTL ID or QUERY ID is supported or not. For example, if bit-1 is set for PM_IOCTL then IOCTL number 1 is supported otherwise it's not supported by firmware. This is only supported in version 2 of this API.



## Table 114: XPm\_FeatureCheck Arguments (cont'd)

Туре	Name	Description
u32	Bitmask[1]	Upper-32 bit of 64-bit bitmask representing if 32 - 64 IOCTL ID or QUERY ID is supported or not. For example, if bit-0 is set for PM_IOCTL then IOCTL number 32 is supported otherwise it's not supported by firmware. This is only supported in version 2 of this API.

### **Returns**

# **Enumerations**

## **Enumeration XPmAbortReason**

**Table 115: Enumeration XPmAbortReason Values** 

Value	Description
ABORT_REASON_WKUP_EVENT	Wakeup Event
ABORT_REASON_PU_BUSY	Processor Busy
ABORT_REASON_NO_PWRDN	No Powerdown
ABORT_REASON_UNKNOWN	Unknown Reason
ABORT_REASON_WKUP_EVENT	Wakeup Event
ABORT_REASON_PU_BUSY	Processor Busy
ABORT_REASON_NO_PWRDN	No Powerdown
ABORT_REASON_UNKNOWN	Unknown Reason

## **Enumeration XPmBootStatus**

**Table 116: Enumeration XPmBootStatus Values** 

Value	Description
PM_INITIAL_BOOT	boot is a fresh system startup
PM_RESUME	boot is a resume
PM_BOOT_ERROR	error, boot cause cannot be identified
PM_INITIAL_BOOT	boot is a fresh system startup



## *Table 116:* **Enumeration XPmBootStatus Values** (cont'd)

Value	Description
PM_RESUME	boot is a resume
PM_BOOT_ERROR	error, boot cause cannot be identified

# **Enumeration XPmRequestAck**

**Table 117: Enumeration XPmRequestAck Values** 

Value	Description
REQUEST_ACK_NO	No Ack
REQUEST_ACK_BLOCKING	Blocking Ack
REQUEST_ACK_NON_BLOCKING	Non blocking Ack
REQUEST_ACK_CB_CERROR	Callback Error
REQUEST_ACK_NO	No Ack
REQUEST_ACK_BLOCKING	Blocking Ack
REQUEST_ACK_NON_BLOCKING	Non blocking Ack
REQUEST_ACK_CB_CERROR	Callback Error

# **Enumeration XPmCapability**

**Table 118: Enumeration XPmCapability Values** 

Value	Description
PM_CAP_ACCESS	Full access
PM_CAP_CONTEXT	Configuration and contents retained
PM_CAP_WAKEUP	Enabled as a wake-up source
PM_CAP_UNUSABLE	Not usable
PM_CAP_SECURE	Secure access type (non-secure/secure)
PM_CAP_COHERENT	Device Coherency
PM_CAP_VIRTUALIZED	Device Virtualization

# **Enumeration XPmDeviceUsage**



## **Table 119: Enumeration XPmDeviceUsage Values**

Value	Description
PM_USAGE_CURRENT_SUBSYSTEM	Current subsystem is using
PM_USAGE_OTHER_SUBSYSTEM	Other subsystem is using

## **Enumeration XPmResetActions**

**Table 120: Enumeration XPmResetActions Values** 

Value	Description
PM_RESET_ACTION_RELEASE	Reset action release
PM_RESET_ACTION_ASSERT	Reset action assert
PM_RESET_ACTION_PULSE	Reset action pulse

# **Enumeration XPmSuspendReason**

**Table 121: Enumeration XPmSuspendReason Values** 

Value	Description
SUSPEND_REASON_PU_REQ	Processor request
SUSPEND_REASON_ALERT	Alert
SUSPEND_REASON_SYS_SHUTDOWN	System shutdown
SUSPEND_REASON_PU_REQ	Processor request
SUSPEND_REASON_ALERT	Alert
SUSPEND_REASON_SYS_SHUTDOWN	System shutdown

# **Enumeration XPmApiCbId\_t**

Table 122: Enumeration XPmApiCbId\_t Values

Value	Description
PM_INIT_SUSPEND_CB	Suspend callback
PM_ACKNOWLEDGE_CB	Acknowledge callback
PM_NOTIFY_CB	Notify callback



# Enumeration pm\_query\_id

*Table 123:* Enumeration pm\_query\_id Values

Value	Description
XPM_QID_INVALID	Invalid Query ID
XPM_QID_CLOCK_GET_NAME	Get clock name
XPM_QID_CLOCK_GET_TOPOLOGY	Get clock topology
XPM_QID_CLOCK_GET_FIXEDFACTOR_PARAMS	Get clock fixedfactor parameter
XPM_QID_CLOCK_GET_MUXSOURCES	Get clock mux sources
XPM_QID_CLOCK_GET_ATTRIBUTES	Get clock attributes
XPM_QID_PINCTRL_GET_NUM_PINS	Get total pins
XPM_QID_PINCTRL_GET_NUM_FUNCTIONS	Get total pin functions
XPM_QID_PINCTRL_GET_NUM_FUNCTION_GROUPS	Get total pin function groups
XPM_QID_PINCTRL_GET_FUNCTION_NAME	Get pin function name
XPM_QID_PINCTRL_GET_FUNCTION_GROUPS	Get pin function groups
XPM_QID_PINCTRL_GET_PIN_GROUPS	Get pin groups
XPM_QID_CLOCK_GET_NUM_CLOCKS	Get number of clocks
XPM_QID_CLOCK_GET_MAX_DIVISOR	Get max clock divisor
XPM_QID_PLD_GET_PARENT	Get PLD parent

# **Enumeration PmPinFunIds**

**Table 124: Enumeration PmPinFunIds Values** 

Value	Description
PIN_FUNC_SPI0	Pin function ID of SPI0
PIN_FUNC_SPI0_SS	Pin function ID of SPI0_SS
PIN_FUNC_SPI1	Pin function ID of SPI1
PIN_FUNC_SPI1_SS	Pin function ID of SPI1_SS
PIN_FUNC_CAN0	Pin function ID of CAN0
PIN_FUNC_CAN1	Pin function ID of CAN1
PIN_FUNC_I2C0	Pin function ID of I2C0
PIN_FUNC_I2C1	Pin function ID of I2C1
PIN_FUNC_I2C_PMC	Pin function ID of I2C_PMC
PIN_FUNC_TTC0_CLK	Pin function ID of TTC0_CLK
PIN_FUNC_TTC0_WAV	Pin function ID of TTC0_WAV
PIN_FUNC_TTC1_CLK	Pin function ID of TTC1_CLK



Table 124: Enumeration PmPinFunIds Values (cont'd)

Value	Description	
PIN_FUNC_TTC1_WAV	Pin function ID of TTC1_WAV	
PIN_FUNC_TTC2_CLK	Pin function ID of TTC2_CLK	
PIN_FUNC_TTC2_WAV	Pin function ID of TTC2_WAV	
PIN_FUNC_TTC3_CLK	Pin function ID of TTC3_CLK	
PIN_FUNC_TTC3_WAV	Pin function ID of TTC3_WAV	
PIN_FUNC_WWDT0	Pin function ID of WWDT0	
PIN_FUNC_WWDT1	Pin function ID of WWDT1	
PIN_FUNC_SYSMON_I2C0	Pin function ID of SYSMON_I2C0	
PIN_FUNC_SYSMON_I2C0_ALERT	Pin function ID of SYSMON_I2C0_AL	
PIN_FUNC_UART0	Pin function ID of UART0	
PIN_FUNC_UART0_CTRL	Pin function ID of UART0_CTRL	
PIN_FUNC_UART1	Pin function ID of UART1	
PIN_FUNC_UART1_CTRL	Pin function ID of UART1_CTRL	
PIN_FUNC_GPIO0	Pin function ID of GPIO0	
PIN_FUNC_GPIO1	Pin function ID of GPIO1	
PIN_FUNC_GPIO2	Pin function ID of GPIO2	
PIN_FUNC_EMIO0	Pin function ID of EMIO0	
PIN_FUNC_GEM0	Pin function ID of GEM0	
PIN_FUNC_GEM1	Pin function ID of GEM1	
PIN_FUNC_TRACE0	Pin function ID of TRACE0	
PIN_FUNC_TRACEO_CLK	Pin function ID of TRACE0_CLK	
PIN_FUNC_MDIO0	Pin function ID of MDIO0	
PIN_FUNC_MDIO1	Pin function ID of MDIO1	
PIN_FUNC_GEM_TSU0	Pin function ID of GEM_TSU0	
PIN_FUNC_PCIE0	Pin function ID of PCIE0	
PIN_FUNC_SMAP0	Pin function ID of SMAP0	
PIN_FUNC_USB0	Pin function ID of USB0	
PIN_FUNC_SD0	Pin function ID of SD0	
PIN_FUNC_SD0_PC	Pin function ID of SD0_PC	
PIN_FUNC_SD0_CD	Pin function ID of SD0_CD	
PIN_FUNC_SD0_WP	Pin function ID of SD0_WP	
PIN_FUNC_SD1	Pin function ID of SD1	
PIN_FUNC_SD1_PC	Pin function ID of SD1_PC	
PIN_FUNC_SD1_CD	Pin function ID of SD1_CD	
PIN_FUNC_SD1_WP	Pin function ID of SD1_WP	
PIN_FUNC_OSPI0	Pin function ID of OSPI0	
PIN_FUNC_OSPIO_SS	Pin function ID of OSPI0_SS	
PIN_FUNC_QSPI0	Pin function ID of QSPI0	
PIN_FUNC_QSPI0_FBCLK	Pin function ID of QSPI0_FBCLK	



Table 124: Enumeration PmPinFunIds Values (cont'd)

Value	Description
PIN_FUNC_QSPI0_SS	Pin function ID of QSPI0_SS
PIN_FUNC_TEST_CLK	Pin function ID of TEST_CLK
PIN_FUNC_TEST_SCAN	Pin function ID of TEST_SCAN
PIN_FUNC_TAMPER_TRIGGER	Pin function ID of TAMPER_TRIGGER
MAX_FUNCTION	Max Pin function

# Enumeration pm\_pinctrl\_config\_param

*Table 125*: **Enumeration pm\_pinctrl\_config\_param Values** 

Value	Description
PINCTRL_CONFIG_SLEW_RATE	Pin config slew rate
PINCTRL_CONFIG_BIAS_STATUS	Pin config bias status
PINCTRL_CONFIG_PULL_CTRL	Pin config pull control
PINCTRL_CONFIG_SCHMITT_CMOS	Pin config schmitt CMOS
PINCTRL_CONFIG_DRIVE_STRENGTH	Pin config drive strength
PINCTRL_CONFIG_VOLTAGE_STATUS	Pin config voltage status
PINCTRL_CONFIG_TRI_STATE	Pin config tri state
PINCTRL_CONFIG_MAX	Max Pin config

# **Enumeration pm\_pinctrl\_slew\_rate**

*Table 126:* Enumeration pm\_pinctrl\_slew\_rate Values

Value	Description
PINCTRL_SLEW_RATE_FAST	Fast slew rate
PINCTRL_SLEW_RATE_SLOW	Slow slew rate

# **Enumeration pm\_pinctrl\_bias\_status**

*Table 127:* Enumeration pm\_pinctrl\_bias\_status Values

Value	Description
PINCTRL_BIAS_DISABLE	Bias disable



## Table 127: Enumeration pm\_pinctrl\_bias\_status Values (cont'd)

Value	Description
PINCTRL_BIAS_ENABLE	Bias enable

# Enumeration pm\_pinctrl\_pull\_ctrl

## *Table 128:* Enumeration pm\_pinctrl\_pull\_ctrl Values

Value	Description
PINCTRL_BIAS_PULL_DOWN	Bias pull-down
PINCTRL_BIAS_PULL_UP	Bias pull-up

# Enumeration pm\_pinctrl\_schmitt\_cmos

### *Table 129:* Enumeration pm\_pinctrl\_schmitt\_cmos Values

Value	Description
PINCTRL_INPUT_TYPE_CMOS	Input type CMOS
PINCTRL_INPUT_TYPE_SCHMITT	Input type SCHMITT

# **Enumeration pm\_pinctrl\_drive\_strength**

Table 130: Enumeration pm\_pinctrl\_drive\_strength Values

Value	Description
PINCTRL_DRIVE_STRENGTH_TRISTATE	tri-state
PINCTRL_DRIVE_STRENGTH_4MA	4mA
PINCTRL_DRIVE_STRENGTH_8MA	8mA
PINCTRL_DRIVE_STRENGTH_12MA	12mA
PINCTRL_DRIVE_STRENGTH_MAX	Max value

# **Enumeration pm\_pinctrl\_tri\_state**



*Table 131:* Enumeration pm\_pinctrl\_tri\_state Values

Value	Description
PINCTRL_TRI_STATE_DISABLE	Tri state disable
PINCTRL_TRI_STATE_ENABLE	Tri state enable

# **Enumeration pm\_ioctl\_id**

*Table 132:* Enumeration pm\_ioctl\_id Values

Value	Description
IOCTL_GET_RPU_OPER_MODE	Get RPU mode
IOCTL_SET_RPU_OPER_MODE	Set RPU mode
IOCTL_RPU_BOOT_ADDR_CONFIG	RPU boot address config
IOCTL_TCM_COMB_CONFIG	TCM config
IOCTL_SET_TAPDELAY_BYPASS	TAP delay bypass
IOCTL_SET_SGMII_MODE	SGMII mode
IOCTL_SD_DLL_RESET	SD DLL reset
IOCTL_SET_SD_TAPDELAY	SD TAP delay
IOCTL_SET_PLL_FRAC_MODE	Set PLL frac mode
IOCTL_GET_PLL_FRAC_MODE	Get PLL frac mode
IOCTL_SET_PLL_FRAC_DATA	Set PLL frac data
IOCTL_GET_PLL_FRAC_DATA	Get PLL frac data
IOCTL_WRITE_GGS	Write GGS
IOCTL_READ_GGS	Read GGS
IOCTL_WRITE_PGGS	Write PGGS
IOCTL_READ_PGGS	Read PGGS
IOCTL_ULPI_RESET	ULPI reset
IOCTL_SET_BOOT_HEALTH_STATUS	Set boot status
IOCTL_AFI	AFI
IOCTL_PROBE_COUNTER_READ	Probe counter read
IOCTL_PROBE_COUNTER_WRITE	Probe counter write
IOCTL_OSPI_MUX_SELECT	OSPI mux select
IOCTL_USB_SET_STATE	USB set state
IOCTL_GET_LAST_RESET_REASON	Get last reset reason
IOCTL_AIE_ISR_CLEAR	AIE ISR clear
IOCTL_REGISTER_SGI	Register SGI to ATF
IOCTL_SET_FEATURE_CONFIG	Set runtime feature config
IOCTL_GET_FEATURE_CONFIG	Get runtime feature config
IOCTL_GET_RPU_OPER_MODE	Get RPU mode



Table 132: Enumeration pm\_ioctl\_id Values (cont'd)

Value	Description
IOCTL_SET_RPU_OPER_MODE	Set RPU mode
IOCTL_RPU_BOOT_ADDR_CONFIG	RPU boot address config
IOCTL_TCM_COMB_CONFIG	TCM config
IOCTL_SET_TAPDELAY_BYPASS	TAP delay bypass
IOCTL_SET_SGMII_MODE	SGMII mode
IOCTL_SD_DLL_RESET	SD DLL reset
IOCTL_SET_SD_TAPDELAY	SD TAP delay
IOCTL_SET_PLL_FRAC_MODE	Set PLL frac mode
IOCTL_GET_PLL_FRAC_MODE	Get PLL frac mode
IOCTL_SET_PLL_FRAC_DATA	Set PLL frac data
IOCTL_GET_PLL_FRAC_DATA	Get PLL frac data
IOCTL_WRITE_GGS	Write GGS
IOCTL_READ_GGS	Read GGS
IOCTL_WRITE_PGGS	Write PGGS
IOCTL_READ_PGGS	Read PGGS
IOCTL_ULPI_RESET	ULPI reset
IOCTL_SET_BOOT_HEALTH_STATUS	Set boot status
IOCTL_AFI	AFI
IOCTL_PROBE_COUNTER_READ	Probe counter read
IOCTL_PROBE_COUNTER_WRITE	Probe counter write
IOCTL_OSPI_MUX_SELECT	OSPI mux select
IOCTL_USB_SET_STATE	USB set state
IOCTL_GET_LAST_RESET_REASON	Get last reset reason
IOCTL_AIE_ISR_CLEAR	AIE ISR clear
IOCTL_REGISTER_SGI	Register SGI to ATF
IOCTL_SET_FEATURE_CONFIG	Set feature config
IOCTL_GET_FEATURE_CONFIG	Get feature config

# **Enumeration XPm\_PIIConfigParams**

*Table 133*: Enumeration XPm\_PIIConfigParams Values

Value	Description
PM_PLL_PARAM_ID_DIV2	PLL param ID DIV2
PM_PLL_PARAM_ID_FBDIV	PLL param ID FBDIV
PM_PLL_PARAM_ID_DATA	PLL param ID DATA
PM_PLL_PARAM_ID_PRE_SRC	PLL param ID PRE_SRC



*Table 133*: **Enumeration XPm\_PllConfigParams Values** (cont'd)

Value	Description
PM_PLL_PARAM_ID_POST_SRC	PLL param ID POST_SRC
PM_PLL_PARAM_ID_LOCK_DLY	PLL param ID LOCK_DLY
PM_PLL_PARAM_ID_LOCK_CNT	PLL param ID LOCK_CNT
PM_PLL_PARAM_ID_LFHF	PLL param ID LFHF
PM_PLL_PARAM_ID_CP	PLL param ID CP
PM_PLL_PARAM_ID_RES	PLL param ID RES
PM_PLL_PARAM_MAX	PLL param ID max

# **Enumeration XPmPIIMode**

**Table 134: Enumeration XPmPllMode Values** 

Value	Description
PM_PLL_MODE_INTEGER	PLL mode integer
PM_PLL_MODE_FRACTIONAL	PLL mode fractional
PM_PLL_MODE_RESET	PLL mode reset
PM_PLL_MODE_RESET	PLL mode reset
PM_PLL_MODE_INTEGER	PLL mode integer
PM_PLL_MODE_FRACTIONAL	PLL mode fractional

## **Enumeration XPmInitFunctions**

**Table 135: Enumeration XPmInitFunctions Values** 

Value	Description
FUNC_INIT_START	Function ID INIT_START
FUNC_INIT_FINISH	Function ID INIT_FINISH
FUNC_SCAN_CLEAR	Function ID SCAN_CLEAR
FUNC_BISR	Function ID BISR
FUNC_LBIST	Function ID LBIST
FUNC_MEM_INIT	Function ID MEM_INIT
FUNC_MBIST_CLEAR	Function ID MBIST_CLEAR
FUNC_HOUSECLEAN_PL	Function ID HOUSECLEAN_PL
FUNC_HOUSECLEAN_COMPLETE	Function ID HOUSECLEAN_COMPLETE
FUNC_MAX_COUNT_PMINIT	Function ID MAX



# **Enumeration XPmOpCharType**

**Table 136: Enumeration XPmOpCharType Values** 

Value	Description		
PM_OPCHAR_TYPE_POWER	Operating characteristic ID power		
PM_OPCHAR_TYPE_TEMP	Operating characteristic ID temperature		
PM_OPCHAR_TYPE_LATENCY	Operating characteristic ID latency		
PM_OPCHAR_TYPE_POWER	Operating characteristic ID power		
PM_OPCHAR_TYPE_TEMP	Operating characteristic ID temperature		
PM_OPCHAR_TYPE_LATENCY	Operating characteristic ID latency		

# **Enumeration XPmNotifyEvent**

**Table 137: Enumeration XPmNotifyEvent Values** 

Value	Description	
EVENT_STATE_CHANGE	State change event	
EVENT_ZERO_USERS	Zero user event	
EVENT_CPU_IDLE_FORCE_PWRDWN	CPU idle event during force power down	
EVENT_STATE_CHANGE	State change event	
EVENT_ZERO_USERS	Zero user event	

# **Enumeration XPm\_ApiId**

**Table 138: Enumeration XPm\_ApiId Values** 

Value	Description
PM_API_MIN	0x0
PM_GET_API_VERSION	0x1
PM_SET_CONFIGURATION	0x2
PM_GET_NODE_STATUS	0x3
PM_GET_OP_CHARACTERISTIC	0x4
PM_REGISTER_NOTIFIER	0x5
PM_REQUEST_SUSPEND	0x6
PM_SELF_SUSPEND	0x7
PM_FORCE_POWERDOWN	0x8



Table 138: Enumeration XPm\_ApiId Values (cont'd)

Value	Description	
PM_ABORT_SUSPEND	0x9	
PM_REQUEST_WAKEUP	0xA	
PM_SET_WAKEUP_SOURCE	0xB	
PM_SYSTEM_SHUTDOWN	0xC	
PM_REQUEST_NODE	0xD	
PM_RELEASE_NODE	0xE	
PM_SET_REQUIREMENT	0xF	
PM_SET_MAX_LATENCY	0x10	
PM_RESET_ASSERT	0x11	
PM_RESET_GET_STATUS	0x12	
PM_MMIO_WRITE	0x13	
PM_MMIO_READ	0x14	
PM_INIT_FINALIZE	0x15	
PM_FPGA_LOAD	0x16	
PM_FPGA_GET_STATUS	0x17	
PM_GET_CHIPID	0x18	
PM_SECURE_RSA_AES	0x19	
PM_SECURE_SHA	0x1A	
PM_SECURE_RSA	0x1B	
PM_PINCTRL_REQUEST	0x1C	
PM_PINCTRL_RELEASE	0x1D	
PM_PINCTRL_GET_FUNCTION	0x1E	
PM_PINCTRL_SET_FUNCTION	0x1F	
PM_PINCTRL_CONFIG_PARAM_GET	0x20	
PM_PINCTRL_CONFIG_PARAM_SET	0x21	
PM_IOCTL	0x22	
PM_QUERY_DATA	0x23	
PM_CLOCK_ENABLE	0x24	
PM_CLOCK_DISABLE	0x25	
PM_CLOCK_GETSTATE	0x26	
PM_CLOCK_SETDIVIDER	0x27	
PM_CLOCK_GETDIVIDER	0x28	
PM_CLOCK_SETRATE	0x29	
PM_CLOCK_GETRATE	0x2A	
PM_CLOCK_SETPARENT	0x2B	
PM_CLOCK_GETPARENT	0x2C	
PM_SECURE_IMAGE	0x2D	
PM_FPGA_READ	0x2E	
PM_API_RESERVED_1	0x2F	



Table 138: Enumeration XPm\_ApiId Values (cont'd)

Value	Description
PM_PLL_SET_PARAMETER	0x30
PM_PLL_GET_PARAMETER	0x31
PM_PLL_SET_MODE	0x32
PM_PLL_GET_MODE	0x33
PM_REGISTER_ACCESS	0x34
PM_EFUSE_ACCESS	0x35
PM_ADD_SUBSYSTEM	0x36
PM_DESTROY_SUBSYSTEM	0x37
PM_DESCRIBE_NODES	0x38
PM_ADD_NODE	0x39
PM_ADD_NODE_PARENT	0x3A
PM_ADD_NODE_NAME	0x3B
PM_ADD_REQUIREMENT	0x3C
PM_SET_CURRENT_SUBSYSTEM	0x3D
PM_INIT_NODE	0x3E
PM_FEATURE_CHECK	0x3F
PM_ISO_CONTROL	0x40
PM_ACTIVATE_SUBSYSTEM	0x41
PM_API_MAX	0x42

# **Definitions**

# **Define PM\_VERSION\_MAJOR**

### **Definition**

#define PM\_VERSION\_MAJOR1UL

### **Description**

# **Define PM\_VERSION\_MINOR**

### **Definition**

#define PM\_VERSION\_MINOROUL



# **Define PM\_VERSION**

### **Definition**

```
#define PM_VERSI ON((
PM_VERSI ON_MAJ OR
<< 16) |
PM_VERSI ON_MI NOR
)
```

### Description

# **Define XPM\_MAX\_CAPABILITY**

#### **Definition**

```
#define XPM_MAX_CAPABILITY((u32)

PM_CAP_ACCESS
| (u32)
PM_CAP_CONTEXT
| (u32)
PM_CAP_WAKEUP
)
```

### **Description**

# **Define XPM\_MAX\_LATENCY**

### **Definition**

#define XPM\_MAX\_LATENCY(OxFFFFU)



# **Define XPM\_MAX\_QOS**

### **Definition**

#define XPM\_MAX\_QOS(100U)

**Description** 

# **Define XPM\_MIN\_CAPABILITY**

### **Definition**

#define XPM\_M N\_CAPABILITY(OU)

Description

# **Define XPM\_MIN\_LATENCY**

### **Definition**

#defi ne XPM\_M N\_LATENCY(OU)

**Description** 

# **Define XPM\_MIN\_QOS**

### **Definition**

#define XPM\_M N\_QOS(OU)



# **Define XPM\_DEF\_CAPABILITY**

### **Definition**

#define XPM\_DEF\_CAPABILITY

XPM\_MAX\_CAPABI LI TY

### **Description**

# **Define XPM\_DEF\_LATENCY**

### **Definition**

#define XPM\_DEF\_LATENCY

XPM\_MAX\_LATENCY

### Description

# **Define XPM\_DEF\_QOS**

### **Definition**

#define XPM\_DEF\_QOS

XPM\_MAX\_QOS

### **Description**

# **Define NODE\_STATE\_OFF**

### **Definition**

#define NODE\_STATE\_OFF(OU)



# **Define NODE\_STATE\_ON**

### **Definition**

#define NODE\_STATE\_ON(1U)

### Description

# **Define PROC\_STATE\_SLEEP**

### **Definition**

#define PROC\_STATE\_SLEEP NODE\_STATE\_OFF

### **Description**

# **Define PROC\_STATE\_ACTIVE**

### **Definition**

#define PROC\_STATE\_ACTIVE NODE\_STATE\_ON



# **Define PROC\_STATE\_FORCEDOFF**

### **Definition**

#define PROC\_STATE\_FORCEDOFF(7U)

**Description** 

# **Define PROC\_STATE\_SUSPENDING**

### **Definition**

#define PROC\_STATE\_SUSPENDING(8U)

**Description** 

# **Define PM\_SHUTDOWN\_TYPE\_SHUTDOWN**

### **Definition**

#define PM\_SHUTDOWN\_TYPE\_SHUTDOWN(OU)

**Description** 

# **Define PM\_SHUTDOWN\_TYPE\_RESET**

### **Definition**

#define PM\_SHUTDOWN\_TYPE\_RESET(1U)



# Define PM\_SHUTDOWN\_SUBTYPE\_RST\_SUBSYSTEM

### **Definition**

#define PM\_SHUTDOWN\_SUBTYPE\_RST\_SUBSYSTEM(OU)

### **Description**

# Define PM\_SHUTDOWN\_SUBTYPE\_RST\_PS\_ONLY

### **Definition**

#define PM\_SHUTDOWN\_SUBTYPE\_RST\_PS\_ONLY(1U)

### **Description**

# Define PM\_SHUTDOWN\_SUBTYPE\_RST\_SYSTEM

### **Definition**

#define PM\_SHUTDOWN\_SUBTYPE\_RST\_SYSTEM( 2U)

### Description

# **Define PM\_SUSPEND\_STATE\_CPU\_IDLE**

### **Definition**

#define PM\_SUSPEND\_STATE\_CPU\_I DLEOxOU



# Define PM\_SUSPEND\_STATE\_SUSPEND\_TO\_RAM

### **Definition**

#define PM\_SUSPEND\_STATE\_SUSPEND\_TO\_RAMOxFU

Description

## **Define XPM\_RPU\_MODE\_LOCKSTEP**

### **Definition**

#define XPM\_RPU\_MODE\_LOCKSTEPOU

Description

## Define XPM\_RPU\_MODE\_SPLIT

### **Definition**

#define XPM\_RPU\_MODE\_SPLIT1U

Description

# **Define XPM\_RPU\_BOOTMEM\_LOVEC**

### **Definition**

#define XPM\_RPU\_BOOTMEM\_LOVEC(OU)



# **Define XPM\_RPU\_BOOTMEM\_HIVEC**

### **Definition**

#defi ne XPM\_RPU\_BOOTMEM\_HI VEC(1U)

**Description** 

# **Define XPM\_RPU\_TCM\_SPLIT**

### **Definition**

#define XPM\_RPU\_TCM\_SPLITOU

**Description** 

## Define XPM\_RPU\_TCM\_COMB

### **Definition**

#define XPM\_RPU\_TCM\_COMB1U

**Description** 

# **Define XPM\_BOOT\_HEALTH\_STATUS\_MASK**

### **Definition**

#define XPM\_BOOT\_HEALTH\_STATUS\_MASK(Ox1U)



# **Define XPM\_TAPDELAY\_QSPI**

### **Definition**

#define XPM\_TAPDELAY\_QSPI (2U)

Description

## **Define XPM\_TAPDELAY\_BYPASS\_DISABLE**

### **Definition**

#defi ne XPM\_TAPDELAY\_BYPASS\_DI SABLE(OU)

Description

## Define XPM\_TAPDELAY\_BYPASS\_ENABLE

### **Definition**

#define XPM\_TAPDELAY\_BYPASS\_ENABLE(1U)

**Description** 

# **Define XPM\_OSPI\_MUX\_SEL\_DMA**

### **Definition**

#define XPM\_OSPI \_MUX\_SEL\_DMA(OU)



# **Define XPM\_OSPI\_MUX\_SEL\_LINEAR**

### **Definition**

#define XPM\_OSPI\_MUX\_SEL\_LINEAR(1U)

**Description** 

# **Define XPM\_OSPI\_MUX\_GET\_MODE**

### **Definition**

#define XPM\_OSPI\_MUX\_GET\_MODE(2U)

Description

# **Define XPM\_TAPDELAY\_INPUT**

### **Definition**

#define XPM\_TAPDELAY\_I NPUT(OU)

**Description** 

# **Define XPM\_TAPDELAY\_OUTPUT**

### **Definition**

#defi ne XPM\_TAPDELAY\_OUTPUT(1U)



## **Define XPM\_DLL\_RESET\_ASSERT**

### **Definition**

#defi ne XPM\_DLL\_RESET\_ASSERT(OU)

### Description

# **Define XPM\_DLL\_RESET\_RELEASE**

### **Definition**

#define XPM\_DLL\_RESET\_RELEASE(1U)

### Description

## **Define XPM\_DLL\_RESET\_PULSE**

### **Definition**

#defi ne XPM\_DLL\_RESET\_PULSE( 2U)

### **Description**

# **Define XPM\_RESET\_REASON\_EXT\_POR**

### **Definition**

#defi ne XPM\_RESET\_REASON\_EXT\_POR(OU)



# Define XPM\_RESET\_REASON\_SW\_POR

### **Definition**

#define XPM\_RESET\_REASON\_SW\_POR(1U)

Description

## **Define XPM\_RESET\_REASON\_SLR\_POR**

#### **Definition**

#define XPM\_RESET\_REASON\_SLR\_POR(2U)

Description

## Define XPM\_RESET\_REASON\_ERR\_POR

### **Definition**

#define XPM\_RESET\_REASON\_ERR\_POR(3U)

Description

# Define XPM\_RESET\_REASON\_DAP\_SRST

### **Definition**

#defi ne XPM\_RESET\_REASON\_DAP\_SRST(7U)



# **Define XPM\_RESET\_REASON\_ERR\_SRST**

### **Definition**

#defi ne XPM\_RESET\_REASON\_ERR\_SRST(8U)

**Description** 

## Define XPM\_RESET\_REASON\_SW\_SRST

#### **Definition**

#define XPM\_RESET\_REASON\_SW\_SRST(9U)

Description

## Define XPM\_RESET\_REASON\_SLR\_SRST

### **Definition**

#define XPM\_RESET\_REASON\_SLR\_SRST(10U)

Description

## **Define XPM\_RESET\_REASON\_INVALID**

### **Definition**

#defi ne XPM\_RESET\_REASON\_I NVALI D( OxFFU)



# **Define XPM\_PROBE\_COUNTER\_TYPE\_LAR\_LSR**

### **Definition**

#define XPM\_PROBE\_COUNTER\_TYPE\_LAR\_LSR(OU)

Description

# **Define XPM\_PROBE\_COUNTER\_TYPE\_MAIN\_CTL**

#### **Definition**

#define XPM\_PROBE\_COUNTER\_TYPE\_MAIN\_CTL(1U)

Description

## Define XPM\_PROBE\_COUNTER\_TYPE\_CFG\_CTL

### **Definition**

#defi ne XPM\_PROBE\_COUNTER\_TYPE\_CFG\_CTL(2U)

Description

# **Define XPM\_PROBE\_COUNTER\_TYPE\_STATE\_PERIOD**

### **Definition**

#defi ne XPM\_PROBE\_COUNTER\_TYPE\_STATE\_PERI OD( 3U)



# Define XPM\_PROBE\_COUNTER\_TYPE\_PORT\_SEL

### **Definition**

#define XPM\_PROBE\_COUNTER\_TYPE\_PORT\_SEL(4U)

Description

# **Define XPM\_PROBE\_COUNTER\_TYPE\_SRC**

#### **Definition**

#defi ne XPM\_PROBE\_COUNTER\_TYPE\_SRC(5U)

Description

## Define XPM\_PROBE\_COUNTER\_TYPE\_VAL

### **Definition**

#defi ne XPM\_PROBE\_COUNTER\_TYPE\_VAL(6U)

Description

## **Define XST\_API\_BASE\_VERSION**

### **Definition**

#define XST\_API\_BASE\_VERSION(1U)



## **Define XST\_API\_QUERY\_DATA\_VERSION**

### **Definition**

#define XST\_API\_QUERY\_DATA\_VERSION(2U)

### **Description**

## **Define XST API REG NOTIFIER VERSION**

### **Definition**

#define XST\_API\_REG\_NOTIFIER\_VERSION(2U)

### Description

## Define HOUSECLEAN\_DISABLE\_DEFAULT\_MASK

### **Definition**

#define HOUSECLEAN\_DISABLE\_DEFAULT\_MASK(OxOOOOU)

### Description

# Define HOUSECLEAN\_DISABLE\_SCAN\_CLEAR\_MASK

### **Definition**

#define HOUSECLEAN\_DISABLE\_SCAN\_CLEAR\_MASK(OxOOO1U)



## Define HOUSECLEAN\_DISABLE\_BISR\_MASK

### **Definition**

#define HOUSECLEAN\_DISABLE\_BISR\_MASK(0x0002U)

### **Description**

## Define HOUSECLEAN\_DISABLE\_LBIST\_MASK

### **Definition**

#define HOUSECLEAN\_DISABLE\_LBIST\_MASK(OxOOO4U)

### Description

## Define HOUSECLEAN\_DISABLE\_MBIST\_CLEAR\_MASK

### **Definition**

#define HOUSECLEAN\_DISABLE\_MBIST\_CLEAR\_MASK(OxOOO8U)

### Description

# Define HOUSECLEAN\_DISABLE\_PL\_HC\_MASK

### **Definition**

#define HOUSECLEAN\_DISABLE\_PL\_HC\_MASK(OxOO1OU)



# **Power Nodes**

## **Definitions**

### Define PM\_POWER\_PMC

### **Definition**

#define  $PM_POWER_PMC(Ox 4208001U)$ 

**Description** 

### Define PM\_POWER\_LPD

### **Definition**

#define PM\_POWER\_LPD(0x4210002U)

**Description** 

# Define PM\_POWER\_FPD

### **Definition**

#define PM\_POWER\_FPD(0x420c003U)

**Description** 

## Define PM\_POWER\_NOC

### **Definition**

#define PM\_POWER\_NOC(0x4214004U)



## Define PM\_POWER\_ME

### **Definition**

#define PM\_POWER\_ME(0x421c005U)

### Description

### Define PM\_POWER\_PLD

### **Definition**

#define PM\_POWER\_PLD(0x4220006U)

### **Description**

### Define PM\_POWER\_CPM

### **Definition**

#define PM\_POWER\_CPM(0x4218007U)

### Description

## Define PM\_POWER\_PL\_SYSMON

### **Definition**

#define PM\_POWER\_PL\_SYSMON(0x4208008U)

### **Description**

### Define PM\_POWER\_RPU0\_0

### **Definition**

#define PM\_POWER\_RPUO\_O(0x4104009U)





### Define PM\_POWER\_GEM0

### **Definition**

#define PM\_POWER\_GEMD(0x410400aU)

### **Description**

### Define PM\_POWER\_GEM1

### **Definition**

#define PM\_POWER\_GEMI(Ox410400bU)

### **Description**

## Define PM\_POWER\_OCM\_0

### **Definition**

#define PM\_POWER\_OCM\_O(Ox410400cU)

### Description

## Define PM\_POWER\_OCM\_1

### **Definition**

#define  $PM_POWER_OCM_1(Ox410400dU)$ 



## Define PM\_POWER\_OCM\_2

### **Definition**

#define PM\_POWER\_OCM\_2(Ox410400eU)

### Description

## Define PM\_POWER\_OCM\_3

### **Definition**

#define PM\_POWER\_OCM\_3(Ox410400fU)

### Description

### Define PM\_POWER\_TCM\_0\_A

### **Definition**

#define PM\_POWER\_TCM\_O\_A(Ox4104010U)

### Description

## Define PM\_POWER\_TCM\_0\_B

### **Definition**

#define PM\_POWER\_TCM\_O\_B(0x4104011U)

### **Description**

# Define PM\_POWER\_TCM\_1\_A

### **Definition**

#define PM\_POWER\_TCM\_1\_A(Ox4104012U)





# **Reset Nodes**

## **Definitions**

Define PM\_RST\_PMC\_POR

### **Definition**

#define PM\_RST\_PMC\_POR(Oxc3OcOO1U)

**Description** 

### Define PM\_RST\_PMC

### **Definition**

#define PM\_RST\_PMC(Oxc410002U)

**Description** 

## Define PM\_RST\_PS\_POR

### **Definition**

#define PM\_RST\_PS\_POR(Oxc30c003U)

**Description** 

## Define PM\_RST\_PL\_POR

### **Definition**

#define PM\_RST\_PL\_POR(Oxc30c004U)



### Define PM\_RST\_NOC\_POR

### **Definition**

#define PM\_RST\_NOC\_POR(Oxc3Oc005U)

### Description

## Define PM\_RST\_FPD\_POR

### **Definition**

#define PM\_RST\_FPD\_POR(Oxc30c006U)

### Description

### Define PM\_RST\_ACPU\_0\_POR

### **Definition**

#defi ne PM\_RST\_ACPU\_O\_POR( 0xc30c007U)

### **Description**

## Define PM\_RST\_ACPU\_1\_POR

### **Definition**

#define PM\_RST\_ACPU\_1\_POR(0xc30c008U)

### **Description**

### Define PM\_RST\_OCM2\_POR

### **Definition**

#define PM\_RST\_OCM2\_POR(0xc30c009U)





### Define PM\_RST\_PS\_SRST

### **Definition**

#define PM\_RST\_PS\_SRST(Oxc41000aU)

### Description

### Define PM\_RST\_PL\_SRST

### **Definition**

#define PM\_RST\_PL\_SRST(Oxc41000bU)

### **Description**

## Define PM\_RST\_NOC

### **Definition**

#define PM\_RST\_NOC(Oxc41000cU)

### Description

## Define PM\_RST\_NPI

### **Definition**

#define PM\_RST\_NPI (Oxc41000dU)



## Define PM\_RST\_SYS\_RST\_1

### **Definition**

#define PM\_RST\_SYS\_RST\_1(Oxc41000eU)

### Description

## Define PM\_RST\_SYS\_RST\_2

### **Definition**

#define PM\_RST\_SYS\_RST\_2(Oxc41000fU)

### **Description**

### Define PM\_RST\_SYS\_RST\_3

### **Definition**

#define PM\_RST\_SYS\_RST\_3(0xc410010U)

### Description

## Define PM\_RST\_FPD

### **Definition**

#define PM\_RST\_FPD(Oxc410011U)

### Description

### Define PM\_RST\_PL0

### **Definition**

#define PM\_RST\_PLO(0xc410012U)



### Define PM\_RST\_PL1

### **Definition**

#define PM\_RST\_PL1(0xc410013U)

### **Description**

### Define PM\_RST\_PL2

### **Definition**

#define PM\_RST\_PL2(Oxc410014U)

### **Description**

## Define PM\_RST\_PL3

### **Definition**

#define PM\_RST\_PL3(Oxc410015U)

### Description

## Define PM\_RST\_APU

### **Definition**

#define PM\_RST\_APU(Oxc410016U)



## Define PM\_RST\_ACPU\_0

### **Definition**

#define PM\_RST\_ACPU\_O(Oxc410017U)

### Description

## Define PM\_RST\_ACPU\_1

### **Definition**

#define PM\_RST\_ACPU\_1(0xc410018U)

### **Description**

### Define PM\_RST\_ACPU\_L2

### **Definition**

#define PM\_RST\_ACPU\_L2(0xc410019U)

### **Description**

## Define PM\_RST\_ACPU\_GIC

### **Definition**

#define PM\_RST\_ACPU\_GLC(Oxc41001aU)

### **Description**

### Define PM\_RST\_RPU\_ISLAND

### **Definition**

#define PM\_RST\_RPU\_I SLAND( 0xc41001bU)





### Define PM\_RST\_RPU\_AMBA

### **Definition**

#define PM\_RST\_RPU\_AMBA(Oxc41001cU)

### Description

### Define PM\_RST\_R5\_0

### **Definition**

#define PM\_RST\_R5\_O(Oxc41001dU)

### Description

## Define PM\_RST\_R5\_1

### **Definition**

#define PM\_RST\_R5\_1(Oxc41001eU)

### **Description**

## Define PM\_RST\_SYSMON\_PMC\_SEQ\_RST

### **Definition**

#define PM\_RST\_SYSMON\_PMC\_SEQ\_RST(Oxc41001fU)



## Define PM\_RST\_SYSMON\_PMC\_CFG\_RST

### **Definition**

#define PM\_RST\_SYSMON\_PMC\_CFG\_RST(Oxc410020U)

### **Description**

## Define PM\_RST\_SYSMON\_FPD\_CFG\_RST

### **Definition**

#define PM\_RST\_SYSMON\_FPD\_CFG\_RST(0xc410021U)

### Description

### Define PM\_RST\_SYSMON\_FPD\_SEQ\_RST

### **Definition**

#define PM\_RST\_SYSMON\_FPD\_SEQ\_RST(Oxc410022U)

### Description

## Define PM\_RST\_SYSMON\_LPD

### **Definition**

#define PM\_RST\_SYSMON\_LPD(0xc410023U)

### Description

### Define PM\_RST\_PDMA\_RST1

#### **Definition**

#define PM\_RST\_PDMA\_RST1(0xc410024U)



### Define PM\_RST\_PDMA\_RST0

### **Definition**

#define PM\_RST\_PDMA\_RSTO(Oxc410025U)

### Description

### Define PM\_RST\_ADMA

### **Definition**

#define PM\_RST\_ADMA(Oxc410026U)

### **Description**

## Define PM\_RST\_TIMESTAMP

### **Definition**

#define PM\_RST\_TIMESTAMP(0xc410027U)

### Description

## Define PM\_RST\_OCM

### **Definition**

#define PM\_RST\_OCM(Oxc410028U)



## Define PM\_RST\_OCM2\_RST

### **Definition**

#define PM\_RST\_OCM2\_RST(Oxc410029U)

### **Description**

## Define PM\_RST\_IPI

### **Definition**

#define PM\_RST\_IPI (Oxc41002aU)

### **Description**

### Define PM\_RST\_SBI

### **Definition**

#define PM\_RST\_SBI (Oxc41002bU)

### Description

## Define PM\_RST\_LPD

### **Definition**

#define PM\_RST\_LPD(Oxc41002cU)

### **Description**

### Define PM\_RST\_QSPI

#### **Definition**

#define PM\_RST\_QSPI (Oxc10402dU)





## Define PM\_RST\_OSPI

### **Definition**

#define PM\_RST\_OSPI (Oxc10402eU)

### **Description**

## Define PM\_RST\_SDIO\_0

### **Definition**

#define PM\_RST\_SDIO\_O(Oxc10402fU)

### **Description**

## Define PM\_RST\_SDIO\_1

### **Definition**

#define PM\_RST\_SDI O\_1(Oxc104030U)

### Description

## Define PM\_RST\_I2C\_PMC

### **Definition**

#define PM\_RST\_I 2C\_PMC(0xc104031U)



## Define PM\_RST\_GPIO\_PMC

### **Definition**

#define PM\_RST\_GPIO\_PMC(Oxc104032U)

### Description

# Define PM\_RST\_GEM\_0

### **Definition**

#define PM\_RST\_GEM\_O(Oxc104033U)

### Description

## Define PM\_RST\_GEM\_1

### **Definition**

#define PM\_RST\_GEM\_1(Oxc104034U)

## **Description**

# Define PM\_RST\_SPARE

### **Definition**

#define PM\_RST\_SPARE(Oxc104035U)

### **Description**

## Define PM\_RST\_USB\_0

### **Definition**

#define PM\_RST\_USB\_O(Oxc104036U)



## Define PM\_RST\_UART\_0

### **Definition**

#define PM\_RST\_UART\_O(Oxc1O4O37U)

## **Description**

# Define PM\_RST\_UART\_1

### **Definition**

#define PM\_RST\_UART\_1(0xc104038U)

## **Description**

# Define PM\_RST\_SPI\_0

### **Definition**

#define PM\_RST\_SPI\_O(0xc104039U)

## Description

# Define PM\_RST\_SPI\_1

## **Definition**

#define PM\_RST\_SPI\_1(0xc10403aU)



# Define PM\_RST\_CAN\_FD\_0

### **Definition**

#define PM\_RST\_CAN\_FD\_O(Oxc10403bU)

### **Description**

# Define PM\_RST\_CAN\_FD\_1

### **Definition**

#defi ne PM\_RST\_CAN\_FD\_1(Oxc10403cU)

### **Description**

## Define PM\_RST\_I2C\_0

### **Definition**

#define PM\_RST\_I 2C\_O(Oxc1O4O3dU)

## **Description**

# Define PM\_RST\_I2C\_1

### **Definition**

#define PM\_RST\_I 2C\_1(Oxc10403eU)

### **Description**

## Define PM\_RST\_GPIO\_LPD

### **Definition**

#define PM\_RST\_GPIO\_LPD(0xc10403fU)



# Define PM\_RST\_TTC\_0

### **Definition**

#define PM\_RST\_TTC\_O(Oxc104040U)

## Description

# Define PM\_RST\_TTC\_1

### **Definition**

#define PM\_RST\_TTC\_1(Oxc104041U)

## **Description**

# Define PM\_RST\_TTC\_2

### **Definition**

#define PM\_RST\_TTC\_2(Oxc104042U)

## Description

# Define PM\_RST\_TTC\_3

## **Definition**

#define PM\_RST\_TTC\_3(Oxc104043U)



# Define PM\_RST\_SWDT\_FPD

### **Definition**

#define PM\_RST\_SWDT\_FPD(0xc104044U)

### Description

## Define PM\_RST\_SWDT\_LPD

### **Definition**

#define PM\_RST\_SWDT\_LPD(0xc104045U)

### **Description**

## Define PM\_RST\_USB

### Definition

#define PM\_RST\_USB(0xc104046U)

## **Description**

# Define PM\_RST\_DPC

### **Definition**

#define PM\_RST\_DPC(0xc208047U)

### **Description**

## Define PM\_RST\_PMCDBG

### **Definition**

#define PM\_RST\_PMCDBG(Oxc208048U)





## Define PM\_RST\_DBG\_TRACE

### **Definition**

#define PM\_RST\_DBG\_TRACE(Oxc208049U)

## Description

## Define PM\_RST\_DBG\_FPD

### **Definition**

#define PM\_RST\_DBG\_FPD(Oxc20804aU)

## Description

# Define PM\_RST\_DBG\_TSTMP

### **Definition**

#define PM\_RST\_DBG\_TSTMP(Oxc20804bU)

## Description

# Define PM\_RST\_RPU0\_DBG

### **Definition**

#defi ne PM\_RST\_RPUO\_DBG(Oxc20804cU)



## Define PM\_RST\_RPU1\_DBG

### **Definition**

#define PM\_RST\_RPU1\_DBG(Oxc20804dU)

### Description

# Define PM\_RST\_HSDP

### **Definition**

#define PM\_RST\_HSDP(Oxc20804eU)

### Description

## Define PM\_RST\_DBG\_LPD

### **Definition**

#define PM\_RST\_DBG\_LPD(0xc20804fU)

## **Description**

# Define PM\_RST\_CPM\_POR

### **Definition**


#define PM\_RST\_CPM\_POR(Oxc3Oc050U)

## **Description**

## Define PM\_RST\_CPM

### **Definition**

#define PM\_RST\_CPM(0xc410051U)





## Define PM\_RST\_CPMDBG

### **Definition**

#define PM\_RST\_CPMDBG(0xc208052U)

## Description

## Define PM\_RST\_PCIE\_CFG

### **Definition**

#define PM\_RST\_PCIE\_CFG(Oxc410053U)

## **Description**

# Define PM\_RST\_PCIE\_COREO

### **Definition**

#define PM\_RST\_PCIE\_COREO(Oxc410054U)

## Description

# Define PM\_RST\_PCIE\_CORE1

## **Definition**

#define PM\_RST\_PCIE\_CORE1(0xc410055U)



# Define PM\_RST\_PCIE\_DMA

### **Definition**

#define PM\_RST\_PCIE\_DMA(Oxc410056U)

### Description

# Define PM\_RST\_CMN

### **Definition**

#define PM\_RST\_CMN(Oxc410057U)

### Description

## Define PM\_RST\_L2\_0

### **Definition**

#define PM\_RST\_L2\_0(0xc410058U)

## **Description**

# Define PM\_RST\_L2\_1

### **Definition**

#define PM\_RST\_L2\_1(0xc410059U)

## **Description**

## Define PM\_RST\_ADDR\_REMAP

#### **Definition**

#define PM\_RST\_ADDR\_REMAP(Oxc41005aU)





## Define PM\_RST\_CPI0

### **Definition**

#define PM\_RST\_CPI O(Oxc41005bU)

## **Description**

## Define PM\_RST\_CPI1

### **Definition**

#define PM\_RST\_CPI1(0xc41005cU)

## **Description**

# Define PM\_RST\_AIE\_ARRAY

### **Definition**

#defi ne PM\_RST\_AI E\_ARRAY( Oxc10405eU)

## Description

## Define PM\_RST\_AIE\_SHIM

## **Definition**

#define PM\_RST\_AIE\_SHIM(Oxc10405fU)



# **Clock Nodes**

# **Definitions**

Define PM\_CLK\_PMC\_PLL

### **Definition**

#define PM\_CLK\_PMC\_PLL(0x8104001U)

**Description** 

## Define PM\_CLK\_APU\_PLL

### **Definition**

#define PM\_CLK\_APU\_PLL(0x8104002U)

Description

# Define PM\_CLK\_RPU\_PLL

### **Definition**

#define PM\_CLK\_RPU\_PLL(0x8104003U)

**Description** 

# Define PM\_CLK\_CPM\_PLL

### **Definition**

#define PM\_CLK\_CPM\_PLL(0x8104004U)



# Define PM\_CLK\_NOC\_PLL

### **Definition**

#define PM\_CLK\_NOC\_PLL(0x8104005U)

### Description

# Define PM\_CLK\_PMC\_PRESRC

### **Definition**

#define PM\_CLK\_PMC\_PRESRC(0x8208007U)

### Description

## Define PM\_CLK\_PMC\_POSTCLK

### Definition

#define PM\_CLK\_PMC\_POSTCLK(0x8208008U)

### Description

# Define PM\_CLK\_PMC\_PLL\_OUT

### **Definition**

#define PM\_CLK\_PMC\_PLL\_OUT(0x8208009U)

### **Description**

## Define PM\_CLK\_PPLL

#### **Definition**

#define PM\_CLK\_PPLL(0x820800aU)





## Define PM\_CLK\_NOC\_PRESRC

### **Definition**

#define PM\_CLK\_NOC\_PRESRC(0x820800bU)

## **Description**

# Define PM\_CLK\_NOC\_POSTCLK

### **Definition**

#define PM\_CLK\_NOC\_POSTCLK(Ox820800cU)

## **Description**

# Define PM\_CLK\_NOC\_PLL\_OUT

### **Definition**

#define PM\_CLK\_NOC\_PLL\_OUT(0x820800dU)

## **Description**

# Define PM\_CLK\_NPLL

## **Definition**

#define PM\_CLK\_NPLL(0x820800eU)



# Define PM\_CLK\_APU\_PRESRC

### **Definition**

#define PM\_CLK\_APU\_PRESRC(0x820800fU)

### Description

## Define PM\_CLK\_APU\_POSTCLK

### **Definition**

#define PM\_CLK\_APU\_POSTCLK(0x8208010U)

### Description

## Define PM\_CLK\_APU\_PLL\_OUT

### **Definition**

#define PM\_CLK\_APU\_PLL\_OUT(0x8208011U)

### Description

# Define PM\_CLK\_APLL

### **Definition**

#define PM\_CLK\_APLL(0x8208012U)

### **Description**

# Define PM\_CLK\_RPU\_PRESRC

### **Definition**

#define PM\_CLK\_RPU\_PRESRC(0x8208013U)





## Define PM\_CLK\_RPU\_POSTCLK

### **Definition**

#define PM\_CLK\_RPU\_POSTCLK(0x8208014U)

## **Description**

# Define PM\_CLK\_RPU\_PLL\_OUT

### **Definition**

#define PM\_CLK\_RPU\_PLL\_OUT(0x8208015U)

## **Description**

# Define PM\_CLK\_RPLL

### **Definition**

#define PM\_CLK\_RPLL(0x8208016U)

## **Description**

# Define PM\_CLK\_CPM\_PRESRC

## **Definition**

#define PM\_CLK\_CPM\_PRESRC(0x8208017U)



## Define PM\_CLK\_CPM\_POSTCLK

### **Definition**

#define PM\_CLK\_CPM\_POSTCLK(0x8208018U)

### **Description**

# Define PM\_CLK\_CPM\_PLL\_OUT

### **Definition**

#define PM\_CLK\_CPM\_PLL\_OUT(0x8208019U)

### Description

## Define PM\_CLK\_CPLL

### **Definition**

#define PM\_CLK\_CPLL(0x820801aU)

### Description

# Define PM\_CLK\_PPLL\_TO\_XPD

### **Definition**

#define PM\_CLK\_PPLL\_TO\_XPD(0x820801bU)

### **Description**

## Define PM\_CLK\_NPLL\_TO\_XPD

### **Definition**

#define PM\_CLK\_NPLL\_TO\_XPD(0x820801cU)



## Define PM\_CLK\_APLL\_TO\_XPD

### **Definition**

#define PM\_CLK\_APLL\_TO\_XPD(0x820801dU)

## **Description**

## Define PM\_CLK\_RPLL\_TO\_XPD

### **Definition**

#define PM\_CLK\_RPLL\_TO\_XPD(0x820801eU)

## Description

# Define PM\_CLK\_EFUSE\_REF

### **Definition**

#defi ne PM\_CLK\_EFUSE\_REF(Ox820801fU)

## **Description**

# Define PM\_CLK\_SYSMON\_REF

## **Definition**

#define PM\_CLK\_SYSMON\_REF(0x8208020U)



# Define PM\_CLK\_IRO\_SUSPEND\_REF

### **Definition**

#defi ne PM\_CLK\_I RO\_SUSPEND\_REF (0x8208021U)

### Description

## Define PM\_CLK\_USB\_SUSPEND

### **Definition**

#define PM\_CLK\_USB\_SUSPEND(0x8208022U)

### **Description**

## Define PM\_CLK\_SWITCH\_TIMEOUT

### **Definition**

#define PM\_CLK\_SWITCH\_TIMEOUT(0x8208023U)

### Description

# Define PM\_CLK\_RCLK\_PMC

### **Definition**

#define PM\_CLK\_RCLK\_PMC(0x8208024U)

### **Description**

# Define PM\_CLK\_RCLK\_LPD

### **Definition**

#define PM\_CLK\_RCLK\_LPD(0x8208025U)





## Define PM\_CLK\_WDT

### **Definition**

#define PM\_CLK\_WDT(0x8208026U)

Description

## Define PM\_CLK\_TTC0

### **Definition**

#define PM\_CLK\_TTCO(0x8208027U)

Description

# Define PM\_CLK\_TTC1

### **Definition**

#define PM\_CLK\_TTC1(0x8208028U)

Description

# Define PM\_CLK\_TTC2

## **Definition**

#define PM\_CLK\_TTC2(0x8208029U)



# Define PM\_CLK\_TTC3

### **Definition**

#define PM\_CLK\_TTC3(0x820802aU)

### **Description**

# Define PM\_CLK\_GEM\_TSU

### **Definition**

#define PM\_CLK\_GEM\_TSU(0x820802bU)

### Description

## Define PM\_CLK\_GEM\_TSU\_LB

### **Definition**

#define PM\_CLK\_GEM\_TSU\_LB(0x820802cU)

### **Description**

# Define PM\_CLK\_MUXED\_IRO\_DIV2

### **Definition**

#define PM\_CLK\_MUXED\_I RO\_DI V2( 0x820802dU)

### **Description**

# Define PM\_CLK\_MUXED\_IRO\_DIV4

#### **Definition**

#define PM\_CLK\_MUXED\_I RO\_DI V4( 0x820802eU)





## Define PM\_CLK\_PSM\_REF

### **Definition**

#define PM\_CLK\_PSM\_REF(0x820802fU)

## Description

## Define PM\_CLK\_GEMO\_RX

### **Definition**

#define PM\_CLK\_GEMO\_RX(0x8208030U)

## Description

# Define PM\_CLK\_GEMO\_TX

### **Definition**

#define PM\_CLK\_GEMO\_TX(0x8208031U)

## Description

# Define PM\_CLK\_GEM1\_RX

## **Definition**

#define PM\_CLK\_GEMI\_RX(0x8208032U)



# Define PM\_CLK\_GEM1\_TX

### **Definition**

#define PM\_CLK\_GEMI\_TX(0x8208033U)

### **Description**

# Define PM\_CLK\_CPM\_CORE\_REF

### **Definition**

#define PM\_CLK\_CPM\_CORE\_REF(0x8208034U)

### **Description**

## Define PM\_CLK\_CPM\_LSBUS\_REF

### **Definition**

#define PM\_CLK\_CPM\_LSBUS\_REF(0x8208035U)

### Description

# Define PM\_CLK\_CPM\_DBG\_REF

### **Definition**

#define PM\_CLK\_CPM\_DBG\_REF(0x8208036U)

### **Description**

# Define PM\_CLK\_CPM\_AUX0\_REF

### **Definition**

#define PM\_CLK\_CPM\_AUXO\_REF(0x8208037U)





## Define PM\_CLK\_CPM\_AUX1\_REF

### **Definition**

#define PM\_CLK\_CPM\_AUX1\_REF(0x8208038U)

## Description

## Define PM\_CLK\_QSPI\_REF

### **Definition**

#define PM\_CLK\_QSPI\_REF(0x8208039U)

## Description

# Define PM\_CLK\_OSPI\_REF

### **Definition**

#define PM\_CLK\_OSPI\_REF(Ox820803aU)

## **Description**

# Define PM\_CLK\_SDIO0\_REF

## **Definition**

#define PM\_CLK\_SDI OO\_REF(0x820803bU)



# Define PM\_CLK\_SDIO1\_REF

### **Definition**

#define PM\_CLK\_SDI O1\_REF(0x820803cU)

### **Description**

# Define PM\_CLK\_PMC\_LSBUS\_REF

### **Definition**

#define PM\_CLK\_PMC\_LSBUS\_REF(0x820803dU)

### Description

## Define PM\_CLK\_I2C\_REF

### **Definition**

#define PM\_CLK\_I 2C\_REF(Ox820803eU)

### Description

# Define PM\_CLK\_TEST\_PATTERN\_REF

### **Definition**

#define PM\_CLK\_TEST\_PATTERN\_REF(0x820803fU)

### **Description**

## Define PM\_CLK\_DFT\_OSC\_REF

### **Definition**

#define PM\_CLK\_DFT\_OSC\_REF(0x8208040U)



## Define PM\_CLK\_PMC\_PLO\_REF

### **Definition**

#define PM\_CLK\_PMC\_PLO\_REF(0x8208041U)

## Description

## Define PM\_CLK\_PMC\_PL1\_REF

### **Definition**

#define PM\_CLK\_PMC\_PL1\_REF(0x8208042U)

## **Description**

# Define PM\_CLK\_PMC\_PL2\_REF

### **Definition**

#define PM\_CLK\_PMC\_PL2\_REF(0x8208043U)

## **Description**

# Define PM\_CLK\_PMC\_PL3\_REF

## **Definition**

#define PM\_CLK\_PMC\_PL3\_REF(0x8208044U)



## Define PM\_CLK\_CFU\_REF

### **Definition**

#define PM\_CLK\_CFU\_REF(0x8208045U)

### Description

# Define PM\_CLK\_SPARE\_REF

### **Definition**

#define PM\_CLK\_SPARE\_REF(0x8208046U)

### Description

## Define PM\_CLK\_NPI\_REF

### **Definition**

#define PM\_CLK\_NPI\_REF(0x8208047U)

### **Description**

# Define PM\_CLK\_HSMO\_REF

### **Definition**

#define PM\_CLK\_HSMO\_REF(0x8208048U)

### **Description**

## Define PM\_CLK\_HSM1\_REF

### **Definition**

#define PM\_CLK\_HSMI\_REF(0x8208049U)





## Define PM\_CLK\_SD\_DLL\_REF

### **Definition**

#define PM\_CLK\_SD\_DLL\_REF(0x820804aU)

## Description

# Define PM\_CLK\_FPD\_TOP\_SWITCH

### **Definition**

#define PM\_CLK\_FPD\_TOP\_SWITCH(0x820804bU)

## Description

# Define PM\_CLK\_FPD\_LSBUS

### **Definition**

#defi ne PM\_CLK\_FPD\_LSBUS( 0x820804cU)

## **Description**

# Define PM\_CLK\_ACPU

## **Definition**

#define PM\_CLK\_ACPU(0x820804dU)



## Define PM\_CLK\_DBG\_TRACE

### **Definition**

#define PM\_CLK\_DBG\_TRACE(0x820804eU)

### Description

## Define PM\_CLK\_DBG\_FPD

### **Definition**

#define PM\_CLK\_DBG\_FPD(0x820804fU)

### Description

## Define PM\_CLK\_LPD\_TOP\_SWITCH

### **Definition**

#define PM\_CLK\_LPD\_TOP\_SWITCH(0x8208050U)

### **Description**

# Define PM\_CLK\_ADMA

### **Definition**

#define PM\_CLK\_ADMA(0x8208051U)

### **Description**

## Define PM\_CLK\_LPD\_LSBUS

#### **Definition**

#define PM\_CLK\_LPD\_LSBUS(0x8208052U)





## Define PM\_CLK\_CPU\_R5

### **Definition**

#define PM\_CLK\_CPU\_R5(0x8208053U)

## Description

## Define PM\_CLK\_CPU\_R5\_CORE

### **Definition**

#define PM\_CLK\_CPU\_R5\_CORE(0x8208054U)

## Description

# Define PM\_CLK\_CPU\_R5\_OCM

### **Definition**

#define PM\_CLK\_CPU\_R5\_OCM( 0x 8208055U)

## **Description**

# Define PM\_CLK\_CPU\_R5\_OCM2

### **Definition**

#define PM\_CLK\_CPU\_R5\_OCM2(0x8208056U)



## Define PM\_CLK\_IOU\_SWITCH

### **Definition**

#define PM\_CLK\_I OU\_SWITCH(0x8208057U)

### **Description**

# Define PM\_CLK\_GEMO\_REF

### **Definition**

#define PM\_CLK\_GEMO\_REF(0x8208058U)

### Description

## Define PM\_CLK\_GEM1\_REF

### **Definition**

#define PM\_CLK\_GEMI\_REF(0x8208059U)

### Description

# Define PM\_CLK\_GEM\_TSU\_REF

### **Definition**

#define PM\_CLK\_GEM\_TSU\_REF(Ox820805aU)

### **Description**

# Define PM\_CLK\_USB0\_BUS\_REF

### **Definition**

#define PM\_CLK\_USBO\_BUS\_REF(0x820805bU)





## Define PM\_CLK\_UARTO\_REF

### **Definition**

#define PM\_CLK\_UARTO\_REF(0x820805cU)

## Description

## Define PM\_CLK\_UART1\_REF

### **Definition**

#define PM\_CLK\_UART1\_REF(0x820805dU)

## Description

# Define PM\_CLK\_SPIO\_REF

### **Definition**

#define PM\_CLK\_SPIO\_REF(0x820805eU)

## **Description**

# Define PM\_CLK\_SPI1\_REF

## **Definition**

#define PM\_CLK\_SPI1\_REF(0x820805fU)



## Define PM\_CLK\_CANO\_REF

### **Definition**

#define PM\_CLK\_CANO\_REF(0x8208060U)

### Description

## Define PM\_CLK\_CAN1\_REF

### **Definition**

#define PM\_CLK\_CAN1\_REF(0x8208061U)

### Description

## Define PM\_CLK\_I2CO\_REF

### **Definition**

#define PM\_CLK\_I 2CO\_REF (0x8208062U)

### **Description**

# Define PM\_CLK\_I2C1\_REF

### **Definition**

#define PM\_CLK\_I 2C1\_REF (0x8208063U)

### **Description**

## Define PM\_CLK\_DBG\_LPD

### **Definition**

#define PM\_CLK\_DBG\_LPD(0x8208064U)





## Define PM\_CLK\_TIMESTAMP\_REF

### **Definition**

#define PM\_CLK\_TIMESTAMP\_REF(0x8208065U)

## **Description**

## Define PM\_CLK\_DBG\_TSTMP

### **Definition**

#define PM\_CLK\_DBG\_TSTMP(0x8208066U)

## Description

# Define PM\_CLK\_CPM\_TOPSW\_REF

### **Definition**

#define PM\_CLK\_CPM\_TOPSW\_REF(0x8208067U)

## Description

# Define PM\_CLK\_USB3\_DUAL\_REF

## **Definition**

#define PM\_CLK\_USB3\_DUAL\_REF(0x8208068U)



# Define PM\_CLK\_REF\_CLK

### **Definition**

#define PM\_CLK\_REF\_CLK(Ox830c06aU)

### **Description**

# Define PM\_CLK\_PL\_ALT\_REF\_CLK

### **Definition**

#define PM\_CLK\_PL\_ALT\_REF\_CLK(Ox830c06bU)

### Description

## Define PM\_CLK\_MUXED\_IRO

### **Definition**

#define PM\_CLK\_MUXED\_I RO( 0x830c06cU)

### **Description**

# Define PM\_CLK\_PL\_EXT

### **Definition**

#define PM\_CLK\_PL\_EXT(0x830c06dU)

### **Description**

## Define PM\_CLK\_PL\_LB

### **Definition**

#define PM\_CLK\_PL\_LB(0x830c06eU)



## Define PM\_CLK\_MIO\_50\_OR\_51

### **Definition**

#define PM\_CLK\_MIO\_50\_OR\_51(0x830c06fU)

## **Description**

# Define PM\_CLK\_MIO\_24\_OR\_25

### **Definition**

#define PM\_CLK\_MIO\_24\_OR\_25(0x830c070U)

## **Description**

# Define PM\_CLK\_EMIO

### **Definition**

#define PM\_CLK\_EMIO(0x830c071U)

## **Description**

# Define PM\_CLK\_MIO

## **Definition**

#define PM\_CLK\_MIO(0x830c072U)



# Define PM\_CLK\_PL\_PMC\_ALT\_REF\_CLK

### **Definition**

#define PM\_CLK\_PL\_PMC\_ALT\_REF\_CLK(Ox830c076U)

### **Description**

# Define PM\_CLK\_PL\_LPD\_ALT\_REF\_CLK

### **Definition**

#define PM\_CLK\_PL\_LPD\_ALT\_REF\_CLK(Ox830c077U)

### Description

## Define PM\_CLK\_PL\_FPD\_ALT\_REF\_CLK

### **Definition**

#define PM\_CLK\_PL\_FPD\_ALT\_REF\_CLK(Ox830c078U)

## **Description**

# **MIO Nodes**

# **Definitions**

Define PM\_STMIC\_LMIO\_0

### **Definition**

#define PM\_STM C\_LM O\_0(0x14104001U)



## Define PM\_STMIC\_LMIO\_1

#### **Definition**

#define PM\_STM C\_LM O\_1(0x14104002U)

### Description

## Define PM\_STMIC\_LMIO\_2

#### **Definition**

#define PM\_STM C\_LM O\_2(0x14104003U)

### **Description**

## Define PM\_STMIC\_LMIO\_3

#### **Definition**

#define PM\_STM C\_LM O\_3(0x14104004U)

### Description

# Define PM\_STMIC\_LMIO\_4

### **Definition**

#define PM\_STM C\_LM O\_4(0x14104005U)



## Define PM\_STMIC\_LMIO\_5

#### **Definition**

#define PM\_STM C\_LM O\_5(0x14104006U)

#### Description

## Define PM\_STMIC\_LMIO\_6

#### **Definition**

#define PM\_STM C\_LM O\_6(0x14104007U)

#### Description

### Define PM\_STMIC\_LMIO\_7

#### **Definition**

#define PM\_STM C\_LM O\_7(0x14104008U)

#### Description

## Define PM\_STMIC\_LMIO\_8

#### **Definition**

#define PM\_STM C\_LM O\_8(0x14104009U)

#### **Description**

### Define PM\_STMIC\_LMIO\_9

#### **Definition**

#define PM\_STM C\_LM O\_9(0x1410400aU)





### Define PM\_STMIC\_LMIO\_10

#### **Definition**

#define PM\_STMIC\_LMIO\_10(0x1410400bU)

### **Description**

### Define PM\_STMIC\_LMIO\_11

#### **Definition**

#define PM\_STMIC\_LMIO\_11(0x1410400cU)

### **Description**

## Define PM\_STMIC\_LMIO\_12

#### **Definition**

#define PM\_STMIC\_LMIO\_12(0x1410400dU)

### **Description**

# Define PM\_STMIC\_LMIO\_13

### **Definition**

#define PM\_STMIC\_LMIO\_13(0x1410400eU)



## Define PM\_STMIC\_LMIO\_14

#### **Definition**

#define PM\_STMIC\_LMIO\_14(0x1410400fU)

#### Description

## Define PM\_STMIC\_LMIO\_15

#### **Definition**

#define PM\_STM C\_LM O\_15(0x14104010U)

#### Description

### Define PM\_STMIC\_LMIO\_16

#### **Definition**

#define PM\_STM C\_LM O\_16(0x14104011U)

#### Description

## Define PM\_STMIC\_LMIO\_17

#### **Definition**

#define PM\_STMIC\_LMIO\_17(0x14104012U)

#### **Description**

# Define PM\_STMIC\_LMIO\_18

#### **Definition**

#define PM\_STMIC\_LMIO\_18(0x14104013U)





### Define PM\_STMIC\_LMIO\_19

#### **Definition**

#define PM\_STMIC\_LMIO\_19(0x14104014U)

### **Description**

### Define PM\_STMIC\_LMIO\_20

#### **Definition**

#define PM\_STMIC\_LMIO\_20(0x14104015U)

### **Description**

## Define PM\_STMIC\_LMIO\_21

#### **Definition**

#define PM\_STM C\_LM O\_21(0x14104016U)

### Description

# Define PM\_STMIC\_LMIO\_22

### **Definition**

#define PM\_STM C\_LM O\_22(0x14104017U)



## Define PM\_STMIC\_LMIO\_23

#### **Definition**

#define PM\_STM C\_LM O\_23(0x14104018U)

#### Description

## Define PM\_STMIC\_LMIO\_24

#### **Definition**

#define PM\_STM C\_LM O\_24(0x14104019U)

#### Description

### Define PM\_STMIC\_LMIO\_25

#### **Definition**

#define PM\_STM C\_LM O\_25(0x1410401aU)

#### Description

## Define PM\_STMIC\_PMIO\_0

#### **Definition**

#define PM\_STM C\_PM O\_O(0x1410801bU)

#### **Description**

# Define PM\_STMIC\_PMIO\_1

#### **Definition**

#define PM\_STM C\_PM O\_1(0x1410801cU)





## Define PM\_STMIC\_PMIO\_2

#### **Definition**

#define PM\_STM C\_PM O\_2(0x1410801dU)

### Description

## Define PM\_STMIC\_PMIO\_3

#### **Definition**

#define PM\_STM C\_PM O\_3(0x1410801eU)

### **Description**

## Define PM\_STMIC\_PMIO\_4

#### **Definition**

#define PM\_STM C\_PM O\_4(0x1410801fU)

### **Description**

# Define PM\_STMIC\_PMIO\_5

### **Definition**

#define PM\_STM C\_PM O\_5(0x14108020U)



### Define PM\_STMIC\_PMIO\_6

#### **Definition**

#define PM\_STM C\_PM O\_6(0x14108021U)

#### Description

## Define PM\_STMIC\_PMIO\_7

#### **Definition**

#define PM\_STM C\_PM O\_7(0x14108022U)

#### Description

### Define PM\_STMIC\_PMIO\_8

#### Definition

#define PM\_STM C\_PM O\_8(0x14108023U)

#### Description

## Define PM\_STMIC\_PMIO\_9

#### **Definition**

#define PM\_STM C\_PM O\_9(0x14108024U)

#### **Description**

# Define PM\_STMIC\_PMIO\_10

#### **Definition**

#define PM\_STM C\_PM O\_10(0x14108025U)





### Define PM\_STMIC\_PMIO\_11

#### **Definition**

#define PM\_STMIC\_PMIO\_11(0x14108026U)

### **Description**

### Define PM\_STMIC\_PMIO\_12

#### **Definition**

#define PM\_STMIC\_PMIO\_12(0x14108027U)

### Description

## Define PM\_STMIC\_PMIO\_13

#### **Definition**

#define PM\_STM C\_PM O\_13(0x14108028U)

### **Description**

# Define PM\_STMIC\_PMIO\_14

### **Definition**

#define PM\_STMIC\_PMIO\_14(0x14108029U)



## Define PM\_STMIC\_PMIO\_15

#### **Definition**

#defi ne PM\_STM C\_PM O\_15( 0x1410802aU)

#### Description

## Define PM\_STMIC\_PMIO\_16

#### **Definition**

#define PM\_STM C\_PM O\_16(0x1410802bU)

#### Description

### Define PM\_STMIC\_PMIO\_17

#### **Definition**

#define PM\_STM C\_PM O\_17(0x1410802cU)

#### Description

## Define PM\_STMIC\_PMIO\_18

#### Definition

#defi ne PM\_STMI C\_PMI O\_18( 0x1410802dU)

#### **Description**

# Define PM\_STMIC\_PMIO\_19

#### **Definition**

#define PM\_STMIC\_PMIO\_19(0x1410802eU)





### Define PM\_STMIC\_PMIO\_20

#### **Definition**

#define PM\_STMIC\_PMIO\_20(0x1410802fU)

### **Description**

### Define PM\_STMIC\_PMIO\_21

#### **Definition**

#define PM\_STMIC\_PMIO\_21(0x14108030U)

### Description

## Define PM\_STMIC\_PMIO\_22

#### **Definition**

#defi ne PM\_STM C\_PM O\_22( 0x14108031U)

### Description

## Define PM\_STMIC\_PMIO\_23

### **Definition**

#defi ne PM\_STM C\_PM O\_23(0x14108032U)



### Define PM\_STMIC\_PMIO\_24

#### **Definition**

#define PM\_STM C\_PM O\_24(0x14108033U)

#### Description

## Define PM\_STMIC\_PMIO\_25

#### **Definition**

#define PM\_STM C\_PM O\_25(0x14108034U)

#### Description

### Define PM\_STMIC\_PMIO\_26

#### **Definition**

#define PM\_STM C\_PM O\_26(0x14108035U)

#### Description

## Define PM\_STMIC\_PMIO\_27

#### Definition

#define PM\_STMIC\_PMIO\_27(0x14108036U)

#### **Description**

# Define PM\_STMIC\_PMIO\_28

#### **Definition**

#define PM\_STMIC\_PMIO\_28(0x14108037U)



### Define PM\_STMIC\_PMIO\_29

#### **Definition**

#define PM\_STM C\_PM O\_29(0x14108038U)

### **Description**

### Define PM\_STMIC\_PMIO\_30

#### **Definition**

#define PM\_STMIC\_PMIO\_30(0x14108039U)

### Description

## Define PM\_STMIC\_PMIO\_31

#### **Definition**

#defi ne PM\_STM C\_PM O\_31(0x1410803aU)

### **Description**

# Define PM\_STMIC\_PMIO\_32

### **Definition**

#defi ne PM\_STM C\_PM O\_32(0x1410803bU)



## Define PM\_STMIC\_PMIO\_33

#### **Definition**

#define PM\_STMIC\_PMIO\_33(0x1410803cU)

#### Description

## Define PM\_STMIC\_PMIO\_34

#### **Definition**

#define PM\_STM C\_PM O\_34(0x1410803dU)

#### Description

### Define PM\_STMIC\_PMIO\_35

#### **Definition**

#define PM\_STM C\_PM O\_35(0x1410803eU)

#### Description

## Define PM\_STMIC\_PMIO\_36

#### **Definition**

#defi ne PM\_STMI C\_PMI O\_36( 0x1410803f U)

#### **Description**

# Define PM\_STMIC\_PMIO\_37

#### **Definition**

#define PM\_STMIC\_PMIO\_37(0x14108040U)





### Define PM\_STMIC\_PMIO\_38

#### **Definition**

#define PM\_STMIC\_PMIO\_38(0x14108041U)

### **Description**

### Define PM\_STMIC\_PMIO\_39

#### **Definition**

#define PM\_STMIC\_PMIO\_39(0x14108042U)

### Description

## Define PM\_STMIC\_PMIO\_40

#### **Definition**

#defi ne PM\_STM C\_PM O\_40( 0x14108043U)

### Description

# Define PM\_STMIC\_PMIO\_41

### **Definition**

#define PM\_STMIC\_PMIO\_41(0x14108044U)



## Define PM\_STMIC\_PMIO\_42

#### **Definition**

#define PM\_STM C\_PM O\_42(0x14108045U)

#### Description

## Define PM\_STMIC\_PMIO\_43

#### **Definition**

#define PM\_STM C\_PM O\_43(0x14108046U)

#### Description

### Define PM\_STMIC\_PMIO\_44

#### **Definition**

#define PM\_STM C\_PM O\_44(0x14108047U)

#### Description

## Define PM\_STMIC\_PMIO\_45

#### Definition

#define PM\_STMIC\_PMIO\_45(0x14108048U)

#### **Description**

# Define PM\_STMIC\_PMIO\_46

#### **Definition**

#define PM\_STMIC\_PMIO\_46(0x14108049U)





### Define PM\_STMIC\_PMIO\_47

#### **Definition**

#define PM\_STM C\_PM O\_47(0x1410804aU)

### **Description**

### Define PM\_STMIC\_PMIO\_48

#### **Definition**

#define PM\_STMIC\_PMIO\_48(0x1410804bU)

### Description

## Define PM\_STMIC\_PMIO\_49

#### **Definition**

#define PM\_STM C\_PM O\_49(0x1410804cU)

### Description

# Define PM\_STMIC\_PMIO\_50

### **Definition**

#defi ne PM\_STM C\_PM O\_50( 0x1410804dU)



## Define PM\_STMIC\_PMIO\_51

#### **Definition**

#define PM\_STM C\_PM O\_51(0x1410804eU)

Description

# **Device Nodes**

## **Definitions**

Define PM\_DEV\_PLD\_0

**Definition** 

#define PM\_DEV\_PLD\_O(0x18700000U)

**Description** 

## Define PM\_DEV\_PMC\_PROC

**Definition** 

#define PM\_DEV\_PMC\_PROC(0x18104001U)

**Description** 

# Define PM\_DEV\_PSM\_PROC

**Definition** 

#define PM\_DEV\_PSM\_PROC(0x18108002U)



### Define PM\_DEV\_ACPU\_0

#### **Definition**

#define PM\_DEV\_ACPU\_O(0x1810c003U)

### **Description**

## Define PM\_DEV\_ACPU\_1

#### **Definition**

#define PM\_DEV\_ACPU\_1(0x1810c004U)

### Description

## Define PM\_DEV\_RPU0\_0

#### **Definition**

#define PM\_DEV\_RPUO\_O(0x18110005U)

### Description

# Define PM\_DEV\_RPU0\_1

### **Definition**

#define PM\_DEV\_RPUO\_1(0x18110006U)



## Define PM\_DEV\_OCM\_0

#### **Definition**

#define PM\_DEV\_OCM\_O(0x18314007U)

#### Description

## Define PM\_DEV\_OCM\_1

#### **Definition**

#define PM\_DEV\_OCM\_1(0x18314008U)

#### **Description**

### Define PM\_DEV\_OCM\_2

#### **Definition**

#define PM\_DEV\_OCM\_2(0x18314009U)

#### Description

## Define PM\_DEV\_OCM\_3

#### **Definition**

#define PM\_DEV\_OCM\_3(0x1831400aU)

#### **Description**

## Define PM\_DEV\_TCM\_0\_A

#### **Definition**

#define PM\_DEV\_TCM\_O\_A(Ox1831800bU)





### Define PM\_DEV\_TCM\_0\_B

#### **Definition**

#define PM\_DEV\_TCM\_O\_B(0x1831800cU)

### Description

### Define PM\_DEV\_TCM\_1\_A

#### **Definition**

#define PM\_DEV\_TCM\_1\_A(Ox1831800dU)

### Description

## Define PM\_DEV\_TCM\_1\_B

#### **Definition**

#define PM\_DEV\_TCM\_1\_B(0x1831800eU)

### Description

## Define PM\_DEV\_L2\_BANK\_0

### **Definition**

#define PM\_DEV\_L2\_BANK\_O(Ox1831cOOfU)



## Define PM\_DEV\_DDR\_0

#### **Definition**

#define PM\_DEV\_DDR\_O(0x18320010U)

#### Description

## Define PM\_DEV\_USB\_0

#### **Definition**

#define PM\_DEV\_USB\_O(0x18224018U)

#### **Description**

### Define PM\_DEV\_GEM\_0

#### **Definition**

#define PM\_DEV\_GEM\_O(0x18224019U)

#### Description

## Define PM\_DEV\_GEM\_1

#### **Definition**

#define PM\_DEV\_GEM\_1(0x1822401aU)

#### **Description**

### Define PM\_DEV\_SPI\_0

#### **Definition**

#define PM\_DEV\_SPI\_0(0x1822401bU)



### Define PM\_DEV\_SPI\_1

#### **Definition**

#define PM\_DEV\_SPI\_1(0x1822401cU)

### **Description**

## Define PM\_DEV\_I2C\_0

#### **Definition**

#define PM\_DEV\_I 2C\_0(0x1822401dU)

### Description

## Define PM\_DEV\_I2C\_1

#### **Definition**

#define PM\_DEV\_I 2C\_1(0x1822401eU)

### Description

# Define PM\_DEV\_CAN\_FD\_0

### **Definition**

#define PM\_DEV\_CAN\_FD\_O(Ox1822401fU)



## Define PM\_DEV\_CAN\_FD\_1

#### **Definition**

#define PM\_DEV\_CAN\_FD\_1(0x18224020U)

#### **Description**

## Define PM\_DEV\_UART\_0

#### **Definition**

#define PM\_DEV\_UART\_O(0x18224021U)

#### Description

### Define PM\_DEV\_UART\_1

#### **Definition**

#define PM\_DEV\_UART\_1(0x18224022U)

### **Description**

## Define PM\_DEV\_GPIO

#### **Definition**

#define PM\_DEV\_GPI O( 0x18224023U)

#### **Description**

### Define PM\_DEV\_TTC\_0

#### **Definition**

#define PM\_DEV\_TTC\_0(0x18224024U)



### Define PM\_DEV\_TTC\_1

#### **Definition**

#define PM\_DEV\_TTC\_1(0x18224025U)

### Description

## Define PM\_DEV\_TTC\_2

#### **Definition**

#define PM\_DEV\_TTC\_2(0x18224026U)

### Description

## Define PM\_DEV\_TTC\_3

#### **Definition**

#define PM\_DEV\_TTC\_3(0x18224027U)

### Description

# Define PM\_DEV\_SWDT\_LPD

### **Definition**

#define PM\_DEV\_SWDT\_LPD(0x18224028U)



### Define PM\_DEV\_SWDT\_FPD

#### **Definition**

#define PM\_DEV\_SWDT\_FPD(0x18224029U)

#### **Description**

## Define PM\_DEV\_OSPI

#### **Definition**

#define PM\_DEV\_OSPI (0x1822402aU)

#### **Description**

### Define PM\_DEV\_QSPI

#### **Definition**

#define PM\_DEV\_QSPI (0x1822402bU)

### **Description**

## Define PM\_DEV\_GPIO\_PMC

#### **Definition**

#define PM\_DEV\_GPIO\_PMC(Ox1822402cU)

#### **Description**

### Define PM\_DEV\_I2C\_PMC

#### **Definition**

#define  $PM_DEV_I 2C_PMC(Ox1822402dU)$ 





### Define PM\_DEV\_SDIO\_0

#### **Definition**

#define PM\_DEV\_SDI O\_O(0x1822402eU)

### **Description**

### Define PM\_DEV\_SDIO\_1

#### **Definition**

#define PM\_DEV\_SDI O\_1(0x1822402fU)

### **Description**

## Define PM\_DEV\_RTC

#### **Definition**

#define PM\_DEV\_RTC(0x18224034U)

### Description

## Define PM\_DEV\_ADMA\_0

### **Definition**

#define PM\_DEV\_ADMA\_O(0x18224035U)



## Define PM\_DEV\_ADMA\_1

#### **Definition**

#define PM\_DEV\_ADMA\_1(0x18224036U)

#### Description

## Define PM\_DEV\_ADMA\_2

#### **Definition**

#define PM\_DEV\_ADMA\_2(0x18224037U)

#### **Description**

### Define PM\_DEV\_ADMA\_3

#### Definition

#define PM\_DEV\_ADMA\_3(0x18224038U)

#### Description

## Define PM\_DEV\_ADMA\_4

#### **Definition**

#define PM\_DEV\_ADMA\_4(0x18224039U)

#### **Description**

### Define PM\_DEV\_ADMA\_5

#### **Definition**

#define PM\_DEV\_ADMA\_5(0x1822403aU)





### Define PM\_DEV\_ADMA\_6

#### **Definition**

#define PM\_DEV\_ADMA\_6(0x1822403bU)

### Description

## Define PM\_DEV\_ADMA\_7

#### **Definition**

#define PM\_DEV\_ADMA\_7(Ox1822403cU)

### Description

## Define PM\_DEV\_IPI\_0

#### **Definition**

#define PM\_DEV\_I PI \_O( 0x1822403dU)

### Description

## Define PM\_DEV\_IPI\_1

### **Definition**

#define PM\_DEV\_I PI \_1( 0x1822403eU)



## Define PM\_DEV\_IPI\_2

#### **Definition**

#define PM\_DEV\_I PI \_2( 0x1822403f U)

#### **Description**

## Define PM\_DEV\_IPI\_3

#### **Definition**

#define PM\_DEV\_IPI\_3(0x18224040U)

#### Description

### Define PM\_DEV\_IPI\_4

#### **Definition**

#define PM\_DEV\_I PI \_4( 0x18224041U)

### **Description**

## Define PM\_DEV\_IPI\_5

#### **Definition**

#define PM\_DEV\_I PI \_5(0x18224042U)

### **Description**

### Define PM\_DEV\_IPI\_6

#### **Definition**

#define PM\_DEV\_I PI \_6( 0x18224043U)



### Define PM\_DEV\_SOC

#### **Definition**

#define PM\_DEV\_SOC(0x18428044U)

### **Description**

### Define PM\_DEV\_DDRMC\_0

#### **Definition**

#define PM\_DEV\_DDRMC\_O(0x18520045U)

### **Description**

# Define PM\_DEV\_DDRMC\_1

#### **Definition**

#define PM\_DEV\_DDRMC\_1(0x18520046U)

### Description

## Define PM\_DEV\_DDRMC\_2

### **Definition**

#define PM\_DEV\_DDRMC\_2(0x18520047U)



### Define PM\_DEV\_DDRMC\_3

#### **Definition**

#define PM\_DEV\_DDRMC\_3(0x18520048U)

#### Description

## Define PM\_DEV\_GT\_0

#### **Definition**

#define PM\_DEV\_GT\_0(0x1862c049U)

#### **Description**

### Define PM\_DEV\_GT\_1

#### **Definition**

#define PM\_DEV\_GT\_1(0x1862c04aU)

#### Description

## Define PM\_DEV\_GT\_2

#### **Definition**

#define PM\_DEV\_GT\_2(Ox1862cO4bU)

### **Description**

### Define PM\_DEV\_GT\_3

#### **Definition**

#define PM\_DEV\_GT\_3(Ox1862cO4cU)



### Define PM\_DEV\_GT\_4

#### **Definition**

#define PM\_DEV\_GT\_4(Ox1862cO4dU)

### Description

### Define PM\_DEV\_GT\_5

#### **Definition**

#define PM\_DEV\_GT\_5(Ox1862cO4eU)

### Description

## Define PM\_DEV\_GT\_6

#### **Definition**

#define PM\_DEV\_GT\_6(Ox1862cO4fU)

### Description

# Define PM\_DEV\_GT\_7

### **Definition**

#define PM\_DEV\_GT\_7(0x1862c050U)



## Define PM\_DEV\_GT\_8

#### **Definition**

#define PM\_DEV\_GT\_8(0x1862c051U)

### Description

## Define PM\_DEV\_GT\_9

#### **Definition**

#define PM\_DEV\_GT\_9(0x1862c052U)

#### Description

### Define PM\_DEV\_GT\_10

#### **Definition**

#define PM\_DEV\_GT\_10(0x1862c053U)

#### Description

## Define PM\_DEV\_EFUSE\_CACHE

#### **Definition**

#define PM\_DEV\_EFUSE\_CACHE(0x18330054U)

#### **Description**

## Define PM\_DEV\_AMS\_ROOT

#### **Definition**

#define PM\_DEV\_AM\$\_ROOT(0x18224055U)





### Define PM\_DEV\_AIE

#### **Definition**

#define PM\_DEV\_AIE(0x18224072U)

### **Description**

### Define PM\_DEV\_IPI\_PMC

#### **Definition**

#define PM\_DEV\_IPI\_PMC(0x18224073U)

### **Description**

## Define PM\_DEV\_GGS\_0

#### **Definition**

#define PM\_DEV\_GGS\_O(0x18248000U)

### Description

# Define PM\_DEV\_GGS\_1

### **Definition**

#define PM\_DEV\_GGS\_1(0x18248001U)



## Define PM\_DEV\_GGS\_2

#### **Definition**

#define PM\_DEV\_GGS\_2(0x18248002U)

#### Description

### Define PM\_DEV\_GGS\_3

#### **Definition**

#defi ne PM\_DEV\_GGS\_3(0x18248003U)

#### **Description**

### Define PM\_DEV\_PGGS\_0

#### **Definition**

#define PM\_DEV\_PGGS\_O(0x1824c004U)

### **Description**

## Define PM\_DEV\_PGGS\_1

#### **Definition**

#define PM\_DEV\_PGGS\_1(0x1824c005U)

#### **Description**

### Define PM\_DEV\_PGGS\_2

#### **Definition**

#define PM\_DEV\_PGGS\_2(0x1824c006U)







### Define PM\_DEV\_PGGS\_3

### **Definition**

#define PM\_DEV\_PGGS\_3(0x1824c007U)

### **Description**

### Define PM\_DEV\_HB\_MON\_0

### **Definition**

#define PM\_DEV\_HB\_MON\_O(0x18250000U)

### Description

### Define PM\_DEV\_HB\_MON\_1

### **Definition**

#define PM\_DEV\_HB\_MON\_1(0x18250001U)

### Description

### Define PM\_DEV\_HB\_MON\_2

### Definition

#define PM\_DEV\_HB\_MON\_2(0x18250002U)



### Define PM\_DEV\_HB\_MON\_3

### **Definition**

#define PM\_DEV\_HB\_MON\_3(0x18250003U)

**Description** 

# **Subsystem Nodes**

### **Definitions**

Define PM\_SUBSYS\_DEFAULT

**Definition** 

#defi ne PM\_SUBSYS\_DEFAULT( 0x1c000000U)

**Description** 

Define PM\_SUBSYS\_PMC

**Definition** 

#define PM\_SUBSYS\_PMC(0x1c000001U)





# Library Parameters in MSS File

Note:



# Data Structure Index

# pm\_acknowledge

#### **Declaration**

```
typedef struct
{
  vol atile u8 received,
  u32 node,
  XStatus status,
  u32 opp,
  vol atile bool received,
  enum XPmNodeld node
} pm_acknowledge;
```

### Table 139: Structure pm\_acknowledge member description

Member	Description
received	Has acknowledge argument been received?
node	Node argument about which the acknowledge is
status	Acknowledged status
орр	Operating point of node in question
received	Has acknowledge argument been received?
node	Node argument about which the acknowledge is



# pm\_init\_suspend

### **Declaration**

```
typedef struct
{
  vol atile u8 received,
  enum XPmSuspendReason reason,
  u32 latency,
  u32 state,
  u32 ti meout,
  vol atile bool received
} pm_i nit_suspend;
```

### Table 140: Structure pm\_init\_suspend member description

Member	Description
received	Has init suspend callback been received/handled
reason	Reason of initializing suspend
latency	Maximum allowed latency
state	Targeted sleep/suspend state
timeout	Period of time the client has to response
received	Has init suspend callback been received/handled

# XPm\_DeviceStatus

#### **Declaration**

```
typedef struct
{
  u32 Status,
  u32 Requirement,
  u32 Usage
} XPm_DeviceStatus;
```

Table 141: Structure XPm\_DeviceStatus member description

Member	Description
Status	Device power state
Requirement	Requirements placed on the device by the caller
Usage	Usage info (which subsystem is using the device)



# XPm\_NodeStatus

XPm\_NodeStatus

#### **Declaration**

```
typedef struct
{
  u32 status,
  u32 requirements,
  u32 usage
} XPm_NodeStatus;
```

### Table 142: Structure XPm\_NodeStatus member description

Member	Description
status	Node power state
requirements	Current requirements asserted on the node (slaves only)
usage	Usage information (which master is currently using the slave)

# XPm\_Notifier

XPm\_Notifier

#### **Declaration**

```
typedef struct
{
  void(*const callback)(struct XPm_Ntfier *const notifier),
  const u32 node,
  u32 event,
  u32 received_event,
  u32 flags,
  u32 oppoint,
  u32 received,
  struct XPm_Ntfier * next,
  enum XPmNodel d node,
  enum XPmNotifyEvent event
} XPm_Notifier;
```

#### Table 143: Structure XPm\_Notifier member description

Member	Description
callback	Custom callback handler to be called when the notification is received. The custom handler would execute from interrupt context, it shall return quickly and must not block! (enables event-driven notifications)
node	Node argument (the node to receive notifications about)



### *Table 143:* **Structure XPm\_Notifier member description** *(cont'd)*

Member	Description
event	Event argument (the event type to receive notifications about)
received_event	Event received from PLM)
flags	Flags
oppoint	Operating point of node in question. Contains the value updated when the last event notification is received. User shall not modify this value while the notifier is registered.
received	How many times the notification has been received - to be used by application (enables polling). User shall not modify this value while the notifier is registered.
next	Pointer to next notifier in linked list. Must not be modified while the notifier is registered. User shall not ever modify this value.
node	Node argument (the node to receive notifications about)
event	Event argument (the event type to receive notifications about)





# Error Management Define for Versal

### **Event Node IDs**

### **Definitions**

Define XIL\_NODETYPE\_EVENT\_ERROR\_PMC\_ERR1

### **Definition**

#define XIL\_NODETYPE\_EVENT\_ERROR\_PMC\_ERR1(0x28100000U)

### Description

### Define XIL\_NODETYPE\_EVENT\_ERROR\_PMC\_ERR2

#### **Definition**

#define XIL\_NODETYPE\_EVENT\_ERROR\_PMC\_ERR2(0x28104000U)

### Description

### Define XIL\_NODETYPE\_EVENT\_ERROR\_PSM\_ERR1

#### **Definition**

#define XIL\_NODETYPE\_EVENT\_ERROR\_PSM\_ERR1(0x28108000U)



### Define XIL\_NODETYPE\_EVENT\_ERROR\_PSM\_ERR2

#### Definition

#define XIL\_NODETYPE\_EVENT\_ERROR\_PSM\_ERR2(0x2810C000U)

### **Description**

### Define XIL\_NODETYPE\_EVENT\_ERROR\_SW\_ERR

### **Definition**

#define XIL\_NODETYPE\_EVENT\_ERROR\_SW\_ERR(0x28110000U)

### Description

## **Error Event Mask for PMC ERR1**

### **Definitions**

Define XIL\_EVENT\_ERROR\_MASK\_BOOT\_CR

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_BOOT\_CR(0x00000001U)



### Define XIL\_EVENT\_ERROR\_MASK\_BOOT\_NCR

### **Definition**

#defi ne XI L\_EVENT\_ERROR\_MASK\_BOOT\_NCR( 0x00000002U)

### **Description**

### Define XIL\_EVENT\_ERROR\_MASK\_FW\_CR

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_FW\_CR(0x00000004U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_FW\_NCR

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_FW\_NCR(0x00000008U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_GSW\_CR

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_GSW\_CR(0x00000010U)



### Define XIL\_EVENT\_ERROR\_MASK\_GSW\_NCR

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_GSW\_NCR(0x00000020U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_CFU

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_CFU(0x00000040U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_CFRAME

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_CFRAME(0x00000080U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_PMC\_PSM\_CR

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PMC\_PSM\_CR(0x00000100U)



### Define XIL\_EVENT\_ERROR\_MASK\_PMC\_PSM\_NCR

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PMC\_PSM\_NCR(OxOOO00200U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_DDRMB\_CR

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_DDRMB\_CR(0x00000400U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_DDRMB\_NCR

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_DDRMB\_NCR(0x00000800U)

### **Description**

### Define XIL EVENT ERROR MASK NOCTYPE1 CR

#### Definition

#define XIL\_EVENT\_ERROR\_MASK\_NOCTYPE1\_CR(0x00001000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_NOCTYPE1\_NCR

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_NOCTYPE1\_NCR(0x00002000U)



### Define XIL\_EVENT\_ERROR\_MASK\_NOCUSER

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_NOCUSER(0x00004000U)

### **Description**

### Define XIL\_EVENT\_ERROR\_MASK\_MMCM

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_MMCM(0x00008000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_AIE\_CR

#### Definition

#define XIL\_EVENT\_ERROR\_MASK\_AIE\_CR(0x00010000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_AIE\_NCR

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_ALE\_NCR(0x00020000U)



### Define XIL\_EVENT\_ERROR\_MASK\_DDRMC\_CR

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_DDRMC\_CR(OxOOO40000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_DDRMC\_NCR

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_DDRMC\_NCR(0x00080000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_GT\_CR

#### Definition

#define XIL\_EVENT\_ERROR\_MASK\_GT\_CR(0x00100000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_GT\_NCR

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_GT\_NCR(0x00200000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_PLSMON\_CR

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PLSMON\_CR(0x00400000U)



### Define XIL\_EVENT\_ERROR\_MASK\_PLSMON\_NCR

#### Definition

#define XIL\_EVENT\_ERROR\_MASK\_PLSMON\_NCR(0x00800000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_PLO

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PLO(0x01000000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_PL1

#### Definition

#define XIL\_EVENT\_ERROR\_MASK\_PL1(0x02000000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_PL2

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PL2(0x04000000U)



### Define XIL\_EVENT\_ERROR\_MASK\_PL3

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PL3(0x08000000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_NPIROOT

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_NPIROOT(0x10000000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_SSIT3

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_SSIT3(0x20000000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_SSIT4

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_SSIT4(0x40000000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_SSIT5

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_SSIT5(0x80000000U)





### **Error Event Mask for PMC ERR2**

### **Definitions**

Define XIL\_EVENT\_ERROR\_MASK\_PMCAPB

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PMCAPB(0x0000001U)

### **Description**

### Define XIL\_EVENT\_ERROR\_MASK\_PMCROM

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PMCROM(0x00000002U)

### **Description**

### Define XIL\_EVENT\_ERROR\_MASK\_MB\_FATALO

#### **Definition**

#defi ne XI L\_EVENT\_ERROR\_MASK\_MB\_FATALO( 0x 00000004U)



### Define XIL\_EVENT\_ERROR\_MASK\_MB\_FATAL1

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_MB\_FATAL1(0x00000008U)

### **Description**

### Define XIL\_EVENT\_ERROR\_MASK\_PMCPAR

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PMCPAR(0x00000010U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_PMC\_CR

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PMC\_CR(0x00000020U)

### **Description**

### Define XIL\_EVENT\_ERROR\_MASK\_PMC\_NCR

#### Definition

#define XIL\_EVENT\_ERROR\_MASK\_PMC\_NCR(0x00000040U)



### Define XIL\_EVENT\_ERROR\_MASK\_PMCSMON0

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PMCSMONO(0x00000080U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_PMCSMON1

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PMCSMON1(0x00000100U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_PMCSMON2

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PMCSMON2(0x00000200U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_PMCSMON3

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PMCSMDN3(0x00000400U)



### Define XIL\_EVENT\_ERROR\_MASK\_PMCSMON4

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PMCSMON4(0x00000800U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_PMCSMON8

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PMCSMON8(0x00008000U)

### **Description**

### Define XIL\_EVENT\_ERROR\_MASK\_PMCSMON9

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PMCSMON9(0x00010000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_CFI

### Definition

#define XIL\_EVENT\_ERROR\_MASK\_CFI(0x00020000U)



### Define XIL\_EVENT\_ERROR\_MASK\_SEUCRC

#### Definition

#define XIL\_EVENT\_ERROR\_MASK\_SEUCRC(0x00040000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_SEUECC

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_SEUECC(0x00080000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_RTCALARM

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_RTCALARM(0x00400000U)

### **Description**

### Define XIL\_EVENT\_ERROR\_MASK\_NPLL

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_NPLL(0x00800000U)



### Define XIL\_EVENT\_ERROR\_MASK\_PPLL

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PPLL(0x01000000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_CLKMON

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_CLKMON(0x02000000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_PMCTO

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PMCTO(0x04000000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_PMCXMPU

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PMCXMPU(0x08000000U)



### Define XIL\_EVENT\_ERROR\_MASK\_PMCXPPU

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PMCXPPU(0x10000000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_SSITO

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_SSITO(0x20000000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_SSIT1

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_SSIT1(0x40000000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_SSIT2

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_SSIT2(0x80000000U)



# **Error Event Mask for PSM ERR1**

### **Definitions**

Define XIL\_EVENT\_ERROR\_MASK\_PS\_SW\_CR

**Definition** 

#define XIL\_EVENT\_ERROR\_MASK\_PS\_SW\_CR(0x00000001U)

Description

Define XIL\_EVENT\_ERROR\_MASK\_PS\_SW\_NCR

**Definition** 

#define XIL\_EVENT\_ERROR\_MASK\_PS\_SW\_NCR(0x00000002U)

**Description** 

Define XIL\_EVENT\_ERROR\_MASK\_PSM\_B\_CR

Definition

#define XIL\_EVENT\_ERROR\_MASK\_PSM\_B\_CR(0x00000004U)

Description

Define XIL\_EVENT\_ERROR\_MASK\_PSM\_B\_NCR

**Definition** 

#define XIL\_EVENT\_ERROR\_MASK\_PSM\_B\_NCR(0x00000008U)



### Define XIL\_EVENT\_ERROR\_MASK\_MB\_FATAL

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_MB\_FATAL(0x00000010U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_PSM\_CR

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PSM\_CR(0x00000020U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_PSM\_NCR

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PSM\_NCR(0x00000040U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_OCM\_ECC

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_OCM\_ECC(0x00000080U)



### Define XIL\_EVENT\_ERROR\_MASK\_L2\_ECC

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_L2\_ECC(0x00000100U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_RPU\_ECC

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_RPU\_ECC(0x00000200U)

### **Description**

### Define XIL\_EVENT\_ERROR\_MASK\_RPU\_LS

### **Definition**

#defi ne XI L\_EVENT\_ERROR\_MASK\_RPU\_LS( 0x 00000400U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_RPU\_CCF

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_RPU\_CCF(0x00000800U)



### Define XIL\_EVENT\_ERROR\_MASK\_GIC\_AXI

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_GLC\_AXI(0x00001000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_GIC\_ECC

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_GLC\_ECC(0x00002000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_APLL\_LOCK

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_APLL\_LOCK(OxOOO04000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_RPLL\_LOCK

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_RPLL\_LOCK(OxOOO08000U)



### Define XIL\_EVENT\_ERROR\_MASK\_CPM\_CR

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_CPM\_CR(0x00010000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_CPM\_NCR

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_CPM\_NCR(0x00020000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_LPD\_APB

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_LPD\_APB(0x00040000U)

### **Description**

### Define XIL\_EVENT\_ERROR\_MASK\_FPD\_APB

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_FPD\_APB(0x00080000U)



### Define XIL\_EVENT\_ERROR\_MASK\_LPD\_PAR

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_LPD\_PAR(0x00100000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_FPD\_PAR

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_FPD\_PAR(0x00200000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_IOU\_PAR

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_IOU\_PAR(0x00400000U)

### **Description**

### Define XIL\_EVENT\_ERROR\_MASK\_PSM\_PAR

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PSM\_PAR(0x00800000U)

### **Description**

### Define XIL\_EVENT\_ERROR\_MASK\_LPD\_TO

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_LPD\_TO(0x01000000U)



### Define XIL\_EVENT\_ERROR\_MASK\_FPD\_TO

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_FPD\_TO(0x02000000U)

**Description** 

### Define XIL\_EVENT\_ERROR\_MASK\_PSM\_TO

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PSM\_TO(0x04000000U)

Description

### Define XIL\_EVENT\_ERROR\_MASK\_XRAM\_CR

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_XRAM\_CR(0x08000000U)



### Define XIL\_EVENT\_ERROR\_MASK\_XRAM\_NCR

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_XRAM\_NCR(0x10000000U)

Description

### **Error Event Mask for PSM ERR2**

### **Definitions**

Define XIL\_EVENT\_ERROR\_MASK\_LPD\_SWDT

**Definition** 

#define XIL\_EVENT\_ERROR\_MASK\_LPD\_SWDT(0x00000001U)

Description

Define XIL\_EVENT\_ERROR\_MASK\_FPD\_SWDT

**Definition** 

#define XIL\_EVENT\_ERROR\_MASK\_FPD\_SWDT(0x00000002U)

**Description** 

Define XIL\_EVENT\_ERROR\_MASK\_LPD\_XMPU

Definition

#define XIL\_EVENT\_ERROR\_MASK\_LPD\_XMPU(0x00040000U)



### Define XIL\_EVENT\_ERROR\_MASK\_LPD\_XPPU

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_LPD\_XPPU(0x00080000U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_FPD\_XMPU

#### Definition

#define XIL\_EVENT\_ERROR\_MASK\_FPD\_XMPU(0x00100000U)

### Description

# **Error Event Mask for Software error events**

### **Definitions**

Define XIL\_EVENT\_ERROR\_MASK\_HB\_MON\_0

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_HB\_MON\_O(0x00000001U)



### Define XIL\_EVENT\_ERROR\_MASK\_HB\_MON\_1

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_HB\_MON\_1(0x00000002U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_HB\_MON\_2

#### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_HB\_MON\_2(0x00000004U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_HB\_MON\_3

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_HB\_MON\_3(0x00000008U)

### Description

### Define XIL\_EVENT\_ERROR\_MASK\_PLM\_EXCEPTION

### **Definition**

#define XIL\_EVENT\_ERROR\_MASK\_PLM\_EXCEPTION(0x00000010U)





# Additional Resources and Legal Notices

### **Xilinx Resources**

# **Documentation Navigator and Design Hubs**

Help → Documentation and Tutorials

Start → All Programs → Xilinx Design Tools → DocNav

docnav

**Design Hubs View** 

Note:



# **Please Read: Important Legal Notices**

**AUTOMOTIVE APPLICATIONS DISCLAIMER** 



Copyright