

FIR Workbook (lab_3)


Student ID: 20726557

This lab involves designing a FIR filter which communicates through the AXI-Lite and AXI-Stream protocols. AXI-Lite controls the configuration registers and read/write of the tap coefficients, while AXI-Stream controls the dataflow of the FIR filter. The tap coefficients and data for the FIR filter are stored inside BRAM modules.

At the beginning of operation, ap_idle is set. After initial configuration of the data length, number of taps, and the tap coefficients, the FIR filter receives ap_start through AXI-Lite protocol and deasserts ap_idle.

When ap_start is asserted, FIR filter operation retrieves and outputs the computed FIR data through the AXI-Stream protocol. When the last data is retrieved and outputted, ap_done and ap_idle will be asserted to await for next FIR filter operation.

Block Diagram




Operation

AXI Protocols

For this lab, the AXI-Lite and the AXI-Stream Protocols are used to read/write data to the configuration registers and the BRAM.

AXI-Lite Read


The AXI-Lite Read protocol contains two processes: address and data.



To read the data, the receiver sends an "arvalid" along with the address to be read "araddr". The transmitter samples the address and asserts "arready" to notify the receiver to invalidate "araddr". After sending a "arready" as a response to the "arvalid", the transmitter will assert "rvalid" along with the data to be read "rdata". When the receiver is ready to retrieve the data, it sets "rready". When both "rvalid" and "rready" is asserted, the receiver reads the data from the transmitter and both signals deasserts in the next cycle.

AXI-Lite Write

Similar to the AXI-Lite Read protocol, AXI-Lite Write protocol contains both the address and data processes.




To write data, the transmitter asserts "awvalid" along with the receiver address "awaddr". When the receiver detects the "awvalid", the receiver sends a response "awready" to notify the transmitter that it has sampled the address. The transmitter will deassert "awvalid" and invalidate "awaddr" upon detecting "awready" from the receiver.

When the data is ready to be transmitted from the transmitter to the receiver, the transmitter asserts "wvalid" and sets the data to "wdata". The receiver samples the data from "wdata" and sends a "wready" to transmitter to deassert "wvalid" and invalidate "wdata". When the receiver have both the address and data, the data is written to the given address.

There is no dependency between transmitter asserting "awvalid" and "wvalid". The transmitter can send both at the same time, or one before the other.

AXI-Stream

AXI-Stream is used to stream-in and stream-out a series of data.



To transmit data, the transmitter asserts "tvalid" to indicate the data is valid to be read by the receiver. When the receiver is ready to retrieve the data through "tdata", it asserts "tready" to indicate to the transmitter to send the next set of data in the stream. The cycle


continues until the transmitter sets "tlast" along with the "tvalid" to indicate the last set of data to be sent. After receiving "tlast" and receiving the "tready" from the receiver, the transmitter will halt the stream and set "tvalid" to logic 0.

Configuration Registers and Tap Coefficient

When the system first turns on, the system is in "reset" state due to the "axis_rst_n" set to logic low (active-low). The system becomes "idle" state once "axis_rst_n" is set to logic high. The ap_idle in the AP Configuration Register is set to logic 1, while ap_start and ap_done is set to logic 0.

Before the start of the operation, the configuration of the data length, number of taps, and the tap coefficient must be written to the system. The data length and the number of taps are saved in their respective Configuration Registers, while the tap coefficients are saved into a BRAM. The AXI-Lite protocol is used to write the data into these configuration registers and the BRAM. The system contains a AXI-Lite Finite State Machine (FSM) to control the read/writes based on the AXI-Lite protocol mentioned above. The following are the correspond addresses for the AXI-Lite protocol.

- 0x00 AP Configuration register
- 0x10-13 Data Length Configuration Register
- 0x14-18 Tap Number Configuration Register
- 0x40-7F Tap Coefficient BRAM




Each AXI-Lite operation only writes to one address at a time. Therefore, multiple AXI-Lite operations are needed to fully program the data into the system. When the data length, number of taps, and the tap coefficient are written to their respective locations, the system can start operation.

FIR Computation

To start the operation, the `ap_start` is generated by writing logic 1 through AXI-Lite Write. If `ap_idle` is logic 0, the write is ignored by the configuration register as the system is already running. Writing `ap_start` as logic 1 will also set `ap_idle` to logic 0.

Setting `ap_start` allows the FIR computation to begin and enables the use of the AXI-Stream FSM to stream-in and stream-out the data through the AXI-Stream Protocol. In this lab, the name of the "Xn" stream-in data is "ss", while the "Yn" output stream is "sm". When the system detects "ss-tready" is asserted, the axi-stream protocol starts streaming in data for the FIR computation. In addition, the ap configuration register performs a write to set `ap_start` to logic 0.



When the FIR computation is started, the data BRAM is first initiated by writing 0 to all addresses such that there is no "x" unknown state during computation.

The FIR computation follows the following formula:


$$y[t] = \sum (h[i] * x[t - i])$$

To perform the FIR computation, the "Xn" data is streamed in through AXI-Stream "ss-tdata". "ss-tready" is set such that the stream-in data can prepare the next set of data. At the same time, the tap coefficient 0 is read from at address[0] (0x40-43) of the Tap BRAM. The "Xn" stream-in data is multiplied by with the tap coefficient that was read. The mutiplied data is then stored and saved in a register.

After multiplying, the Data from address[0] is read from the data BRAM, and the Tap coefficient 1 is read from address[1] (0x44-47). The data from stream-in is written to data BRAM address[0] in the next cycle, and the original data from data BRAM address[0] is multiplied with the Tap coefficient 1. This is then added with the previous multiply result


saved in a register. In the subsequent cycle, a new data and tap coefficient is read from the next address and the previous data is written to the next address, causing a "shift" in data. The data is multiplied with the tap coefficient and added to the sum of all the multiples.

When the address reaches the end (depends on the number of taps), the last tap coefficient from the tap BRAM and the data from data BRAM is read out. The computed result of the FIR is then stream-out as "Yn" through "sm-tdata" in the AXI-Stream protocol. The data that was read out of the RAM is shifted out and removed from the data BRAM. The system repeats the steps above to compute the next set of FIR computation by streaming-in the next "Xn".



When the system stream-in the last data (determined by the data length), "ss-tlast" is asserted. The final round of FIR computation is performed. When the last FIR computation is completed, "Yn" is streamed out along with "sm-tlast" to indicate the last stream-out operation. The AXI-Stream FSM sets "ap_idle" and "ap_done" to logic 1.

To check the status on the FIR engine, the system can sample the AP configuration register for the current status. The system samples "ap_done" to check for the completion of the FIR engine. "ap_done" will be cleared and reset to logic 0 once it is read. The FIR engine can then be reconfigured and perform the FIR computation after setting "ap_start" to logic 1 again.



28 1. Slice Logic

29 -----

30

31							
32	Site Type	Used	Fixed	Prohibited	Available	Util%	
33							
34	Slice LUTs*	1069	0	0	53200	2.01	
35	LUT as Logic	1069	0	0	53200	2.01	
36	LUT as Memory	0	0	0	17400	0.00	
37	Slice Registers	260	0	0	106400	0.24	
38	Register as Flip Flop	260	0	0	106400	0.24	
39	Register as Latch	0	0	0	106400	0.00	
40	F7 Muxes	0	0	0	26600	0.00	
41	F8 Muxes	0	0	0	13300	0.00	

42 +-----+

43 * Warning! The Final LUT count, after physical optimizations and full implementation completed, for a more realistic count.

44

45

46 1.1 Summary of Registers by Type

47 -----

48

49					
50	Total	Clock Enable	Synchronous	Asynchronous	
51					
52	0	-	-	-	
53	0	-	-	Set	
54	0	-	-	Reset	
55	0	-	Set	-	
56	0	-	Reset	-	
57	0	Yes	-	-	
58	1	Yes	-	Set	
59	259	Yes	-	Reset	
60	0	Yes	Set	-	
61	0	Yes	Reset	-	
62					

BRAM


```
65 2. Memory
66 -----
67
68 +-----+-----+-----+-----+-----+
69 | Site Type | Used | Fixed | Prohibited | Available | Util% |
70 +-----+-----+-----+-----+-----+
71 | Block RAM Tile | 0 | 0 | 0 | 140 | 0.00 |
72 | RAMB36/FIFO* | 0 | 0 | 0 | 140 | 0.00 |
73 | RAMB18 | 0 | 0 | 0 | 280 | 0.00 |
74 +-----+-----+-----+-----+-----+
75 * Note: Each Block RAM Tile only has one FIFO logic available and t
    Block RAM Tile, that tile can still accommodate a RAMB18E1
```

Performance Report

Latency

Tcl ConsoleMessagesLogReportsDesign RunsUtilizationTimingx

Q≡⚙️🔄📁●

Design Timing Summary

General Information

Timer Settings

Design Timing Summary

Clock Summary (1)

Methodology Summary

> Check Timing (327)

✓ Intra-Clock Paths

> axis_clk

Inter-Clock Paths

Other Path Groups

User Ignored Paths

> Unconstrained Paths

Setup

Hold

Pulse Width

Worst Negative Slack (WNS):0.260 ns

Worst Hold Slack (WHS):0.137 ns

Worst Pulse Width Slack (WPWS):4.500 ns

Total Negative Slack (TNS):0.000 ns

Total Hold Slack (THS):0.000 ns

Total Pulse Width Negative Slack (TPWS):0.000 ns

Number of Failing Endpoints:0

Number of Failing Endpoints:0

Number of Failing Endpoints:0

Total Number of Endpoints:400

Total Number of Endpoints:400

Total Number of Endpoints:261

All user specified timing constraints are met.

Max Delay Path

549 Max Delay Paths

```

550 -----
551 Slack (MET) : 0.260ns (required time - arrival time)
552 Source: axistream_mult_reg[2]/C
553 (rising edge-triggered cell FDCE clocked by axis_clk {rise@0.000ns fall@5.000ns period=10.000ns})
554 Destination: axistream_mult_reg[31]/D
555 (rising edge-triggered cell FDCE clocked by axis_clk {rise@0.000ns fall@5.000ns period=10.000ns})
556 Path Group: axis_clk
557 Path Type: Setup (Max at Slow Process Corner)
558 Requirement: 10.000ns (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
559 Data Path Delay: 9.604ns (logic 4.158ns (43.294%) route 5.446ns (56.706%))
560 Logic Levels: 11 (CARRY4=6 LUT3=2 LUT5=2 LUT6=1)
561 Clock Path Skew: -0.145ns (DCD - SCD + CPR)
562 Destination Clock Delay (DCD): 2.128ns = ( 12.128 - 10.000 )
563 Source Clock Delay (SCD): 2.456ns
564 Clock Pessimism Removal (CPR): 0.184ns
565 Clock Uncertainty: 0.035ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
566 Total System Jitter (TSJ): 0.071ns
567 Total Input Jitter (TIJ): 0.000ns
568 Discrete Jitter (DJ): 0.000ns
569 Phase Error (PE): 0.000ns
570 -----

```


571	Location	Delay type	Incr(ns)	Path(ns)	Netlist Resource(s)
572					-----
573		(clock axis_clk rise edge)			
574			0.000	0.000	r axis_clk (IN)
575			0.000	0.000	r axis_clk
576	net (fo=0)		0.000	0.000	r axis_clk_IBUF_inst/I
577					r axis_clk_IBUF_inst/O
578	IBUF (Prop_ibuf_I_0)	0.972	0.972		r axis_clk_IBUF
579	net (fo=1, unplaced)	0.800	1.771		r axis_clk_IBUF_BUFG_inst/I
580					r axis_clk_IBUF_BUFG_inst/O
581	BUFG (Prop_bufg_I_0)	0.101	1.872		r axis_clk_IBUF_BUFG
582	net (fo=260, unplaced)	0.584	2.456		r axistream_mult_reg[2]/C
583	FDCE				
584					-----
585	FDCE (Prop_fdce_C_Q)	0.478	2.934	r	axistream_mult_reg[2]/Q
586	net (fo=52, unplaced)	1.048	3.982		axistream_mult[2]
587				r	axistream_mult[23]_i_59/I0
588	LUT6 (Prop_lut6_I0_0)	0.295	4.277	r	axistream_mult[23]_i_59/O
589	net (fo=2, unplaced)	0.650	4.927		axistream_mult[23]_i_59_n_0
590				r	axistream_mult_reg[23]_i_47/DI[1]
591	CARRY4 (Prop_carry4_DI[1]_CO[3])	0.520	5.447	r	axistream_mult_reg[23]_i_47/CO[3]
592	net (fo=1, unplaced)	0.000	5.447		axistream_mult_reg[23]_i_47_n_0
593				r	axistream_mult_reg[27]_i_66/CI
594	CARRY4 (Prop_carry4_CI_0[2])	0.256	5.703	r	axistream_mult_reg[27]_i_66/O[2]
595	net (fo=3, unplaced)	0.923	6.626		axistream_mult_reg[27]_i_66_n_5
596				r	axistream_mult[27]_i_52/I2
597	LUT3 (Prop_lut3_I2_0)	0.301	6.927	r	axistream_mult[27]_i_52/O
598	net (fo=1, unplaced)	0.639	7.566		axistream_mult[27]_i_52_n_0
599				r	axistream_mult_reg[27]_i_18/DI[1]
600	CARRY4 (Prop_carry4_DI[1]_CO[3])	0.520	8.086	r	axistream_mult_reg[27]_i_18/CO[3]
601	net (fo=1, unplaced)	0.000	8.086		axistream_mult_reg[27]_i_18_n_0
602				r	axistream_mult_reg[31]_i_21/CI
603	CARRY4 (Prop_carry4_CI_0[3])	0.331	8.417	r	axistream_mult_reg[31]_i_21/O[3]
604	net (fo=5, unplaced)	0.646	9.063		axistream_mult_reg[31]_i_21_n_4
605				r	axistream_mult[27]_i_11/I0
606	LUT3 (Prop_lut3_I0_0)	0.307	9.370	r	axistream_mult[27]_i_11/O
607	net (fo=1, unplaced)	0.449	9.819		axistream_mult[27]_i_11_n_0
608				r	axistream_mult[27]_i_3/I1
609	LUT5 (Prop_lut5_I1_0)	0.124	9.943	r	axistream_mult[27]_i_3/O
610	net (fo=1, unplaced)	0.473	10.416		axistream_mult[27]_i_3_n_0
611				r	axistream_mult_reg[27]_i_2/DI[3]
612	CARRY4 (Prop_carry4_DI[3]_CO[3])	0.396	10.812	r	axistream_mult_reg[27]_i_2/CO[3]
613	net (fo=1, unplaced)	0.000	10.812		axistream_mult_reg[27]_i_2_n_0
614				r	axistream_mult_reg[31]_i_2/CI
615	CARRY4 (Prop_carry4_CI_0[3])	0.331	11.143	r	axistream_mult_reg[31]_i_2/O[3]
616	net (fo=1, unplaced)	0.618	11.761		axistream_mult0[31]
617				r	axistream_mult[31]_i_1/I0
618	LUT5 (Prop_lut5_I0_0)	0.299	12.060	r	axistream_mult[31]_i_1/O
619	net (fo=1, unplaced)	0.000	12.060		axistream_mult[31]_i_1_n_0
620	FDCE			r	axistream_mult_reg[31]/D
621					-----

628					
629		(clock axis_clk rise edge)			
630			10.000	10.000	r
631			0.000	10.000	r
632	net (fo=0)		0.000	10.000	
633					r
634	IBUF (Prop_ibuf_I_0)		0.838	10.838	r
635	net (fo=1, unplaced)		0.760	11.598	
636					r
637	BUFG (Prop_bufg_I_0)		0.091	11.689	r
638	net (fo=260, unplaced)		0.439	12.128	
639	FDCE				r
640	clock pessimism		0.184	12.311	
641	clock uncertainty		-0.035	12.276	
642	FDCE (Setup_fdce_C_D)		0.044	12.320	axistream_mult_reg[31]/C
643	-----				
644	required time			12.320	
645	arrival time			-12.060	
646	-----				
647	slack			0.260	


Simulation Waveform

Coefficient Program and Read Back

Coefficient Program




Data-in Stream-in


[illegible]

RAM Access Control


Tap BRAM (AXI-Lite Write during ap_idle)




Tap BRAM (AXI-Lite Read during ap_idle)



Tap BRAM (Not ap_idle, drop write transaction, read invalid value 32'hffffffff)



Data BRAM (AXI-Stream in, Shift Data)



Github

<https://github.com/AnthonyGithub/EESM6000C-Lab-3>