Execute Code in User Memory (lab_4-1)

Student ID: 20726557

List relevant code changes from rtl/firmware

fir.c

```
#include "fir.h"
       void __attribute__ ( ( section ( ".mprjram" ) ) ) initfir() {
               //initial your fir
               for (int i = 0; i < N; i++) {
                   inputbuffer[i] = 0;
                   outputsignal[i] = 0;
       }
10
       int* __attribute__ ( ( section ( ".mprjram" ) ) ) fir(){
11
               initfir();
12
               //write down your fir
               int fir_data;
               for (int i = 0; i < N; i++) {
15
                   fir_data = 0;
16
                   inputbuffer[i] = inputsignal[i];
17
                   for (int j = 0; j < N; j++) {
18
                       fir_data += inputbuffer[i-j] * taps[j];
19
20
                   outputsignal[i] = fir_data;
21
22
23
               return outputsignal;
24
       }
25
```

fir.h

```
#ifndef __FIR_H__
#define __FIR_H__

#define N 11

int taps[N] = {0,-10,-9,23,56,63,56,23,-9,-10,0};

int inputbuffer[N];

int inputsignal[N] = {1,2,3,4,5,6,7,8,9,10,11};

int outputsignal[N];


#endif
```

initfir() initializes the input buffer and output signal arrays to 0. When fir() is called, the initfir() will be run and the FIR computation will store the data into the output signal.

user_project_example.counter.v

```
79
            reg [31:0] delays_count;
80
            wire [3:0] bram_we;
            wire
                         bram_en;
84
            assign clk = wb_clk_i;
            assign rst = wb_rst_i;
            always @(posedge clk) begin
                 if (rst) begin
                     delays_count[31:0] <= 32'b0;</pre>
                 end else begin
90
                     if (bram en) begin
                         if (delays_count[31:0] != DELAYS) begin
                             delays_count[31:0] <= delays_count[31:0] + 32'b1;</pre>
                         end else begin
                             delays_count[31:0] <= 32'b0;
                         end
                     end
                 end
            end
100
101
            assign wbs_ack_o = delays_count[31:0] == DELAYS;
102
103
             assign bram_we[3:0] = {4{wbs_we_i}} & wbs_sel_i[3:0]
            assign bram_en
                                 = wbs_stb_i & wbs_cyc_i & wbs_adr_i[31:24] == 8'h38;
104
105
106
            bram user_bram (
                 .CLK(clk
                                      ),
108
                 .WE0(bram_we[3:0]
                                     ),
109
                 .EN0(bram_en
                                      ),
                 .Di0(wbs_dat_i[31:0]),
                 .Do0(wbs_dat_o[31:0]),
                 .A0 (wbs_adr_i[31:0])
112
113
            );
114
115
        endmodule
```

The wishbone bus controller is designed with a response after the delay. The delay is configured by the DELAYS parameter. This is implemented by using a counter. When the counter reaches the value of DELAYS, wbs_acks_o will be asserted.



bram.v

```
16
           // 16 kB
18
           parameter N = 11;
           (* ram_style = "block" *) reg [31:0] RAM[0:2**N-1];
20
21
22
           always @(posedge CLK)
               if(EN0) begin
                   Do0 <= RAM[A0[N-1:0]];
24
25
                   if(WE0[0]) RAM[A0[N-1:0]][7:0] <= Di0[7:0];
                   if(WE0[1]) RAM[A0[N-1:0]][15:8] <= Di0[15:8];
26
                   if(WE0[2]) RAM[A0[N-1:0]][23:16] <= Di0[23:16];
28
                   if(WE0[3]) RAM[A0[N-1:0]][31:24] <= Di0[31:24];
               end
                else
30
                   Do0 <= 32'b0;
       endmodule
```

To configure the suitable size of the BRAM, the BRAM will use the parameter N, which is the number of taps, to determine the size.

Memory map & linker (lds)

The following is the memory map of the project.

```
11 MEMORY {
          vexriscv_debug : ORIGIN = 0xf00f0000, LENGTH = 0x00000100
12
13
          dff : ORIGIN = 0x000000000, LENGTH = 0x00000400
          dff2 : ORIGIN = 0x000000400, LENGTH = 0x00000200
14
          flash : ORIGIN = 0x100000000, LENGTH = 0x010000000
15
16
          mprj : ORIGIN = 0x300000000, LENGTH = 0x00100000
          mprjram : ORIGIN = 0x38000000, LENGTH = 0x00400000
17
18
          hk : ORIGIN = 0x26000000, LENGTH = 0x00100000
          csr : ORIGIN = 0xf00000000, LENGTH = 0x00010000
19
20 }
```

In this lab, the BRAM is used for FIR computation. The BRAM address is mapped to "mprjram" at 0x38000000.

To excute the FIR computation and store in BRAM, the address at 0x38000000 is accessed.

```
613 3800010c:
                     00078593
                                                       a1,a5
                                              MΛ
614 38000110:
                     00068513
                                                       a0,a3
                                              MΛ
615 38000114:
                     eedff0ef
                                                       ra,380000000 < mulsi3>
                                              jal
616 38000118:
                     00050793
                                                       a5,a0
                                              mν
617 38000116.
                     ΘΘΘ7Ω713
                                                       a/ a5
                                              m\/
```

In the wishbone controller, the BRAM enable is qualified by the wishbone address of 0x38000000.


```
103
             assign bram_we[3:0] = {4{wbs_we_i}} & wbs_sel_i[3:0]
104
             assign bram_en
                                  = wbs_stb_i & wbs_cyc_i & wbs_adr_i[31:24] == 8'h38;
105
             bram user_bram (
106
                 .CLK(clk
107
                                      ),
                 .WE0(bram_we[3:0]
108
109
                 .EN0(bram_en
                 .Di0(wbs_dat_i[31:0]),
110
                 .Do0(wbs_dat_o[31:0]),
111
                 .A0 (wbs_adr_i[31:0])
112
113
             );
114
115
        endmodule
```

How to move code from spiflash to user project area memory

After compiling the code, it is stored in "counter_la_fir.hex". In the testbench, the .hex file is directly written as the spiflash.

```
242
            spiflash #(
                     .FILENAME("counter la fir.hex")
243
244
            ) spiflash (
                    .csb(flash_csb),
245
                    .clk(flash clk),
246
                    .io0(flash io0),
247
248
                    .io1(flash_io1),
                    .io2(),
                                                     // not used
249
250
                    .io3()
                                             // not used
251
            );
```


The code from the SPIFlash is written to the user project area memory through the Wishbone interface.



How to execute code from user project memory

In this lab, the target function is the computer FIR. The code was first pre-loaded into the User Project Memory. The code is executed from the user project memory when the target function is called.

```
552 38000024 <initfir>:
                                              addi
                     <del>fe01</del>0113
                                                       sp,sp,-32
553 38000024:
554 38000028:
                     00812e23
                                              SW
                                                       s0,28(sp)
555 3800002c:
                                              addi
                     02010413
                                                       s0,sp,32
556 38000030:
                     fe042623
                                              SW
                                                       zero,-20(s0)
557 38000034:
                     0380006f
                                              j
                                                       3800006c <initfir+0x48>
                                              li
558 38000038:
                     05c00713
                                                       a4,92
559 3800003c:
                                              lw
                                                       a5,-20(s0)
                     fec42783
560 38000040:
                     00279793
                                              slli
                                                       a5,a5,0x2
561 38000044:
                                              add
                     00f707b3
                                                       a5,a4,a5
562 38000048:
                     0007a023
                                                       zero,0(a5)
                                              SW
563 3800004c:
                     08800713
                                              li
                                                       a4,136
                                              lw
564 38000050:
                     fec42783
                                                       a5,-20(s0)
565 38000054:
                     00279793
                                              slli
                                                       a5,a5,0x2
566 38000058:
                     00f707b3
                                              add
                                                       a5,a4,a5
567 3800005c:
                     0007a023
                                              SW
                                                       zero,0(a5)
568 38000060:
                                              lw
                                                       a5,-20(s0)
                     fec42783
569 38000064:
                     00178793
                                              addi
                                                       a5,a5,1
570 38000068:
                     fef42623
                                              SW
                                                       a5,-20(s0)
571 3800006c:
                     fec42703
                                              lw
                                                       a4,-20(s0)
572 38000070:
                     00a00793
                                              li
                                                       a5,10
573 38000074:
                     fce7d2e3
                                              bge
                                                       a5,a4,38000038 <initfir+0x14>
574 38000078:
                     00000013
                                              nop
575 3800007c:
                     00000013
                                              nop
                                                       s0,28(sp)
576 38000080:
                                              lw
                     01c12403
577 38000084:
                                              addi
                     02010113
                                                       sp, sp, 32
578 38000088:
                     00008067
                                              ret
579
580 3800008c <fir>:
581 3800008c:
                     <del>f</del>e010113
                                              addi
                                                       sp,sp,-32
582 38000090:
                     00112e23
                                              SW
                                                       ra,28(sp)
583 38000094:
                                                       s0,24(sp)
                     00812c23
                                              SW
584 38000098:
                     02010413
                                              addi
                                                       s0,sp,32
                                              jal
585 3800009c:
                     f89ff0ef
                                                       ra,38000024 <initfir>
586 380000a0:
                     fe042423
                                              SW
                                                       zero,-24(s0)
587 380000a4:
                     0c40006f
                                              j
                                                       38000168 <fir+0xdc>
588 380000a8:
                     fe042623
                                                       zero,-20(s0)
                                              SW
589 380000ac:
                     02c00713
                                              li
                                                       a4,44
                                                       a5,-24(s0)
590 380000b0:
                     fe842783
                                              lw
591 380000b4:
                                              slli
                     00279793
                                                       a5,a5,0x2
592 380000b8:
                     00f707b3
                                              add
                                                       a5,a4,a5
593 380000bc:
                     0007a703
                                              lw
                                                       a4,0(a5)
                                              li
594 380000c0:
                     05c00693
                                                       a3,92
```




The code is read from the user project memory to fetch the corresponding instruction to execute.

Show the Operation sequence and its waveform


The FIR computation is started when mprj_io is set to 0xAB40.

```
// Flag start of the test
113
114
           reg_mprj_datal = 0xAB400000;
115
           // Set Counter value to zero through LA probes [63:32]
116
117
           reg_la1_data = 0x000000000;
118
           // Configure LA probes from [63:32] as inputs to disable counter write
119
120
           reg_la1_oenb = reg_la1_iena = 0x000000000;
121
122 /*
123
           while (1) {
                   if (reg_la0_data_in > 0x1F4) {
124
                           reg_mprj_datal = 0xAB410000;
125
126
                           break;
                   }
127
128
129 */
```

```
157
           initial begin
                   wait(checkbits == 16'hAB40);
158
159
                   $display("LA Test 1 started");
                   //wait(checkbits == 16'hAB41);
160
161
                   //wait(checkbits == 16'd40);
162
163
                   //Sdisplay("Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
                   //wait(checkbits == 16'd893);
164
165
                   //Sdisplay("Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
166
                   //wait(checkbits == 16'd2541);
167
                   //$display("Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
168
                   //wait(checkbits == 16'd2669);
                   //Sdisplay("Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
169
170
                   wait(checkbits == 16'hAB51):
171
                   $display("LA Test 2 passed");
172
173
                   $finish;
174
175
           end
```



The FIR code is fetched from the user project memory to execute the "initfir" and "fir" function.



In the code, the "fir" function is computed 11 times and sets check bits 11 times.

```
130
            int* tmp = fir();
            reg mprj datal = *tmp << 16;
131
            reg mprj datal = *(tmp+1) << 16;
132
            reg mprj datal = *(tmp+2) << 16;
133
            reg mprj datal = *(tmp+3) << 16;
134
            reg mprj datal = *(tmp+4) << 16;
135
            reg mprj datal = *(tmp+5) << 16;
136
            reg_mprj_datal = *(tmp+6) << 16;
137
            reg mprj datal = *(tmp+7) << 16;
138
            reg mprj datal = *(tmp+8) << 16;
139
            reg mprj datal = *(tmp+9) << 16;
140
            reg mprj datal = *(tmp+10) << 16;
141
  counter_la_tb
mprj io[37:0]=3FAB40xxx
```

When check_bits is set to 0xAB51, the FIR computation is finished.

```
//print("\n");
//print("\n");
//print("Monitor: Test 1 Passed\n\n");
// Makes simulation ver
reg_mprj_datal = 0xAB510000;
```

```
157
           initial begin
                   wait(checkbits == 16'hAB40);
158
                   $display("LA Test 1 started");
//wait(checkbits == 16'hAB41);
159
160
161
                    //wait(checkbits == 16'd40);
162
163
                    //$display("Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
164
                    //wait(checkbits == 16'd893);
                    //Sdisplay("Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
166
                    //wait(checkbits =
                                       = 16'd2541);
167
                    //$display("Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
168
                    //wait(checkbits == 16'd2669);
169
                    //$display("Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
170
                    wait(checkbits == 16'hAB51);
171
                   $display("LA Test 2 passed");
172
173
                    $finish;
174
175
           end
```

```
ubuntu@ubuntu2004:~/Desktop/EESM6000C/caravel-soc_fpga-lab/lab-exmem_fir/testbench/counter_la_fir$ source run_sim
Reading counter_la_fir.hex
counter_la_fir.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter_la_fir.vcd opened for output.
LA Test 1 started
LA Test 2 passed
```

GitHub

https://github.com/AnthonyGithub/EESM6000C-Lab-4/tree/main/Lab 4-1

(https://github.com/AnthonyGithub/EESM6000C-Lab-4/tree/main/Lab%204-1)