

Execute Code in User Memory (lab_4-1)

Student ID: 20726557

List relevant code changes from rtl/firmware

fir.c

```
1  #include "fir.h"
2
3  void __attribute__ ( ( section ( ".mprjram" ) ) ) initfir() {
4      //initial your fir
5      for (int i = 0; i < N; i++) {
6          inputbuffer[i] = 0;
7          outputsignal[i] = 0;
8      }
9  }
10
11  int* __attribute__ ( ( section ( ".mprjram" ) ) ) fir(){
12      initfir();
13      //write down your fir
14      int fir_data;
15      for (int i = 0; i < N; i++) {
16          fir_data = 0;
17          inputbuffer[i] = inputsignal[i];
18          for (int j = 0; j < N; j++) {
19              fir_data += inputbuffer[i-j] * taps[j];
20          }
21          outputsignal[i] = fir_data;
22      }
23      return outputsignal;
24  }
25
```

fir.h

```
1  #ifndef __FIR_H__
2  #define __FIR_H__
3
4  #define N 11
5
6  int taps[N] = {0,-10,-9,23,56,63,56,23,-9,-10,0};
7  int inputbuffer[N];
8  int inputsignal[N] = {1,2,3,4,5,6,7,8,9,10,11};
9  int outputsignal[N];
10 #endif
```

initfir() initializes the inputbuffer and outputsignal arrays to 0. When fir() is called, the initfir() will be run and the FIR computation will store the data into the outputsignal.


user_project_example.counter.v

```

79     reg [31:0] delays_count;
80
81     wire [3:0] bram_we;
82     wire      bram_en;
83
84     assign clk = wb_clk_i;
85     assign rst = wb_rst_i;
86
87     always @(posedge clk) begin
88         if (rst) begin
89             delays_count[31:0] <= 32'b0;
90         end else begin
91             if (bram_en) begin
92                 if (delays_count[31:0] != DELAYS) begin
93                     delays_count[31:0] <= delays_count[31:0] + 32'b1;
94                 end else begin
95                     delays_count[31:0] <= 32'b0;
96                 end
97             end
98         end
99     end
100
101     assign wbs_ack_o = delays_count[31:0] == DELAYS;
102
103     assign bram_we[3:0] = {4{wbs_we_i}} & wbs_sel_i[3:0] ;
104     assign bram_en      = wbs_stb_i & wbs_cyc_i & wbs_adr_i[31:24] == 8'h38;
105
106     bram user_bram (
107         .CLK(clk          ),
108         .WE0(bram_we[3:0] ),
109         .EN0(bram_en      ),
110         .Di0(wbs_dat_i[31:0]),
111         .Do0(wbs_dat_o[31:0]),
112         .A0 (wbs_adr_i[31:0])
113     );
114
115     endmodule

```

The wishbone bus controller is designed with a response after the delay. The delay is configured by the DELAYS parameter. This is implemented by using a counter. When the counter reaches the value of DELAYS, wbs_acks_o will be asserted.



bram.v

```

16
17     // 16 kB
18     parameter N = 11;
19     (* ram_style = "block" *) reg [31:0] RAM[0:2*N-1];
20
21
22     always @(posedge CLK)
23         if(EN0) begin
24             Do0 <= RAM[A0[N-1:0]];
25             if(WE0[0]) RAM[A0[N-1:0]][7:0] <= Di0[7:0];
26             if(WE0[1]) RAM[A0[N-1:0]][15:8] <= Di0[15:8];
27             if(WE0[2]) RAM[A0[N-1:0]][23:16] <= Di0[23:16];
28             if(WE0[3]) RAM[A0[N-1:0]][31:24] <= Di0[31:24];
29         end
30         else
31             Do0 <= 32'b0;
32     endmodule

```

To configure the suitable size of the BRAM, the BRAM will use the parameter N, which is the number of taps, to determine the size.

Memory map & linker (lds)

The following is the memory map of the project.

```

11 MEMORY {
12     vexriscv_debug : ORIGIN = 0xf00f0000, LENGTH = 0x00000100
13     dff : ORIGIN = 0x00000000, LENGTH = 0x00000400
14     dff2 : ORIGIN = 0x00000400, LENGTH = 0x00000200
15     flash : ORIGIN = 0x10000000, LENGTH = 0x01000000
16     mprj : ORIGIN = 0x30000000, LENGTH = 0x00100000
17     mprjram : ORIGIN = 0x38000000, LENGTH = 0x00400000
18     hk : ORIGIN = 0x26000000, LENGTH = 0x00100000
19     csr : ORIGIN = 0xf0000000, LENGTH = 0x00010000
20 }

```

In this lab, the BRAM is used for FIR computation. The BRAM address is mapped to "mprjram" at 0x38000000.

To excute the FIR computation and store in BRAM, the address at 0x38000000 is accessed.

```

613 3800010c:      00078593      mv      a1,a5
614 38000110:      00068513      mv      a0,a3
615 38000114:      eedff0ef      jal      ra,38000000 <__mulsi3>
616 38000118:      00050793      mv      a5,a0
617 3800011c:      00078713      mv      a4,a5

```

In the wishbone controller, the BRAM enable is qualified by the wishbone address of 0x38000000.

```

103     assign bram_we[3:0] = {4{wbs_we_i}} & wbs_sel_i[3:0] ;
104     assign bram_en      = wbs_stb_i & wbs_cyc_i & wbs_adr_i[31:24] == 8'h38;
105
106     bram user_bram (
107         .CLK(clk          ),
108         .WE0(bram_we[3:0] ),
109         .EN0(bram_en      ),
110         .Di0(wbs_dat_i[31:0]),
111         .Do0(wbs_dat_o[31:0]),
112         .A0 (wbs_adr_i[31:0])
113     );
114
115     endmodule

```

How to move code from spiflash to user project area memory


After compiling the code, it is stored in "counter_la_fir.hex". In the testbench, the .hex file is directly written as the spiflash.

```

242     spiflash #(
243         .FILENAME("counter_la_fir.hex")
244     ) spiflash (
245         .csb(flash_csb),
246         .clk(flash_clk),
247         .io0(flash_io0),
248         .io1(flash_io1),
249         .io2(),           // not used
250         .io3()           // not used
251     );

```

The code from the SPIFlash is written to the user project area memory through the Wishbone interface.



How to execute code from user project memory

In this lab, the target function is the computer FIR. The code was first pre-loaded into the User Project Memory. The code is executed from the user project memory when the target function is called.

```

552 38000024 <initfir>:
553 38000024: fe010113      addi    sp,sp,-32
554 38000028: 00812e23      sw      s0,28(sp)
555 3800002c: 02010413      addi    s0,sp,32
556 38000030: fe042623      sw      zero,-20(s0)
557 38000034: 0380006f      j       3800006c <initfir+0x48>
558 38000038: 05c00713      li      a4,92
559 3800003c: fec42783      lw      a5,-20(s0)
560 38000040: 00279793      slli    a5,a5,0x2
561 38000044: 00f707b3      add     a5,a4,a5
562 38000048: 0007a023      sw      zero,0(a5)
563 3800004c: 08800713      li      a4,136
564 38000050: fec42783      lw      a5,-20(s0)
565 38000054: 00279793      slli    a5,a5,0x2
566 38000058: 00f707b3      add     a5,a4,a5
567 3800005c: 0007a023      sw      zero,0(a5)
568 38000060: fec42783      lw      a5,-20(s0)
569 38000064: 00178793      addi    a5,a5,1
570 38000068: fef42623      sw      a5,-20(s0)
571 3800006c: fec42703      lw      a4,-20(s0)
572 38000070: 00a00793      li      a5,10
573 38000074: fce7d2e3      bge     a5,a4,38000038 <initfir+0x14>
574 38000078: 00000013      nop
575 3800007c: 00000013      nop
576 38000080: 01c12403      lw      s0,28(sp)
577 38000084: 02010113      addi    sp,sp,32
578 38000088: 00008067      ret
579
580 3800008c <fir>:
581 3800008c: fe010113      addi    sp,sp,-32
582 38000090: 00112e23      sw      ra,28(sp)
583 38000094: 00812c23      sw      s0,24(sp)
584 38000098: 02010413      addi    s0,sp,32
585 3800009c: f89ff0ef      jal     ra,38000024 <initfir>
586 380000a0: fe042423      sw      zero,-24(s0)
587 380000a4: 0c40006f      j       38000168 <fir+0xdc>
588 380000a8: fe042623      sw      zero,-20(s0)
589 380000ac: 02c00713      li      a4,44
590 380000b0: fe842783      lw      a5,-24(s0)
591 380000b4: 00279793      slli    a5,a5,0x2
592 380000b8: 00f707b3      add     a5,a4,a5
593 380000bc: 0007a703      lw      a4,0(a5)
594 380000c0: 05c00693      li      a3,92


```




```

157 initial begin
158     wait(checkbits == 16'hAB40);
159     $display("LA Test 1 started");
160     //wait(checkbits == 16'hAB41);
161
162     //wait(checkbits == 16'd40);
163     //$display("Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
164     //wait(checkbits == 16'd893);
165     //$display("Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
166     //wait(checkbits == 16'd2541);
167     //$display("Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
168     //wait(checkbits == 16'd2669);
169     //$display("Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x%x", checkbits);
170
171     wait(checkbits == 16'hAB51);
172     $display("LA Test 2 passed");
173     #10000;
174     $finish;
175 end

```



The FIR code is fetched from the user project memory to execute the "initfir" and "fir" function.




In the code, the "fir" function is computed 11 times and sets check bits 11 times.

```

130      int* tmp = fir();
131      reg_mprj_datal = *tmp << 16;
132      reg_mprj_datal = *(tmp+1) << 16;
133      reg_mprj_datal = *(tmp+2) << 16;
134      reg_mprj_datal = *(tmp+3) << 16;
135      reg_mprj_datal = *(tmp+4) << 16;
136      reg_mprj_datal = *(tmp+5) << 16;
137      reg_mprj_datal = *(tmp+6) << 16;
138      reg_mprj_datal = *(tmp+7) << 16;
139      reg_mprj_datal = *(tmp+8) << 16;
140      reg_mprj_datal = *(tmp+9) << 16;
141      reg_mprj_datal = *(tmp+10) << 16;

```



When check_bits is set to 0xAB51, the FIR computation is finished.

```

142
143      //print("\n");
144      //print("Monitor: Test 1 Passed\n\n");
145      reg_mprj_datal = 0xAB510000;
146 }

```

// Makes simulation ver

```

157 initial begin
158     wait(checkbits == 16'hAB40);
159     $display("LA Test 1 started");
160     //wait(checkbits == 16'hAB41);
161
162     //wait(checkbits == 16'd40);
163     //$display("Call function matmul() in User Project BRAM (mprjam, 0x38000000) return value passed, 0x%x", checkbits);
164     //wait(checkbits == 16'd893);
165     //$display("Call function matmul() in User Project BRAM (mprjam, 0x38000000) return value passed, 0x%x", checkbits);
166     //wait(checkbits == 16'd2541);
167     //$display("Call function matmul() in User Project BRAM (mprjam, 0x38000000) return value passed, 0x%x", checkbits);
168     //wait(checkbits == 16'd2669);
169     //$display("Call function matmul() in User Project BRAM (mprjam, 0x38000000) return value passed, 0x%x", checkbits);
170
171     wait(checkbits == 16'hAB51);
172     $display("LA Test 2 passed");
173     #10000;
174     $finish;
175 end

```

```

ubuntu@ubuntu2004:~/Desktop/EESM6000C/caravel-soc_fpga-lab/lab-exmem_fir/testbench/counter_la_fir$ source run_sim
Reading counter_la_fir.hex
counter_la_fir.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter_la_fir.vcd opened for output.
LA Test 1 started
LA Test 2 passed

```

GitHub

<https://github.com/AnthonyGithub/EESM6000C-Lab-4/tree/main/Lab 4-1>

(<https://github.com/AnthonyGithub/EESM6000C-Lab-4/tree/main/Lab%204-1>)