# RISC-V Pipelined Processor

Anthony Nguyen & Hemang Nehra

#### Advanced Features

- 1. Basic Hardware Prefetching
- 2. Pipelined L1 Caches
- 3. Tournament Branch Predictor

### Performance Analysis

- Prefetching performed worst.
- 5ms vs 7ms execution time.
- Resulted in larger miss penalty.
- Fetch line i+1 when line i is accessed.
- Offset = (line\_i\_starting\_address + 32).

### What We Could Have Done Differently

- Fully verify designs.
- Utilize debugging tools.
- Start early (the classic...).
- Integrating the MP3 Cache

## Thank you