

GP-GPU

CUDA basics

Stéphane Vialle



Sciences et technologies de l'information et de la communication (STIC)



Stephane.Vialle@centralesupelec.fr http://www.metz.supelec.fr/~vialle



CUDA basics

- 1. Principle of execution of a CUDA program
- 2. Variable definitions and CPU/GPU data transfers
- 3. Definition of a grid of blocks (of threads)
- 4. Definition of a 1st CUDA kernel
- 5. Execution of a CUDA kernel
- 6. Compiling a CUDA application

Principle of execution of a CUDA program

Launching GPU calculations from the CPU


Steps for running a CUDA application:

- CPU: launch of a C++ pgm (main function)
- CPU: initialization of variables, light calculations
- CPU: data transfer from CPU memory to GPU memory
- CPU: launch of remote calculations on the GPU
 - → GPU: execution of massively parallel "CUDA kernels"

The GPU kernel codes are transferred from the CPU.

CPU: transfer of results from GPU memory to CPU memory

Warning: CPU/GPU transfers are time consuming!






Execution of thread block grids

The CPU program requests the execution of a grid of blocks of CUDA threads:

- identical threads
- threads organized in blocks, each block running on a single Stream Multiprocessor
- blocks organized within a grid, which distributes its blocks on all Stream Multiprocessors
- it exists 1D, 2D and 3D grids and blocks:
 - 1D grid of 2D blocks
 - 2D grid of 1D blocks
 - 2D grid of 2D blocks

- ...






Execution of thread block grids

The CPU program requests the execution of a grid of blocks of CUDA threads:


- the block scheduler distributes the blocks on the different Streams Multiprocessors (SMs)
- different GPUs will execute the same grid of blocks at different rates






Principle of execution of a CUDA program


Thread block execution, warp by warp





POLYTECH° PARIS-SACLAY

Thread block execution, warp by warp






Principle of execution of a CUDA program

Constraints on block size

- an instruction decoder drives 32 "hardware threads" (32 ALUs)
- the thread scheduler enables warps of 32 thread
- if possible, warps are made of threads consecutive in x (privileged dimension)
 - → Create blocks of at least 32 threads otherwise part of the ALU will always be unused
 - → Create blocks with a thread count multiple of 32 otherwise the last warp will be incomplete and ALUs will be unused.
 - → Create blocks with an x-dimension multiple of 32 otherwise the "coalescence" will be poor (see further)


But sometimes it still works very well with a block x-dimension multiple of 16...!



Principle of execution of a CUDA program

Kernel ↔ data structures ↔ grid of blocks

A grid of blocks deploys
warps of threads of a CUDA kernel
which access data structures on the GPU



→ Need to coherently develop a GPU kernel, its grid of blocks and its data structures on the GPU

Ex: A thread of a 2D block must not make the same calculations as a thread of a 1D block to identify the array box it has to process (see further)



CUDA basics

- 1. Principle of execution of a CUDA program
- 2. Variable definitions and CPU/GPU data transfers
- 3. Definition of a grid of blocks (of threads)
- 4. Definition of a 1st CUDA kernel
- 5. Execution of a CUDA kernel
- 6. Compiling a CUDA application



Variable definitions and CPU/GPU data transfers

CUDA « qualifiers »

How CUDA "qualifiers" work:

	device	constant	shared				
Variables	Global memory of the GPU	Constant memory of the GPU	Shared memory of a multiprocessor				
	Lifetime of the application	Lifetime of the application	Lifetime of the block of threads				
	R/W by GPU and CPU codes	W by CPU code R by GPU code	R/W by GPU code: cache memory of the Global GPU memory				
Functions	device	host (default)	global				
	Call from GPU run on GPU	Call fom CPU run on CPU	Call on CPU run on GPU				



Variable definitions and CPU/GPU data transfers

Data transfers CPU↔GPU

Variables allocated on the GPU at compile time ("symbol"):

Transfer of a variable on the CPU to a "symbol" on the GPU:

Transfer of a "symbol" on the GPU to a variable on the CPU:



Variable definitions and CPU/GPU data transfers Specificities of static variables

Static variables on GPU

- Fully defined at compilation time
- Directly accessible from the GPU code
 - → no need to pass their addresses as kernel parameters
- BUT: any GPU code that uses these variables must be in the same file as the variable definition!
 (you quickly get to a single big file that contains all the GPU code!).



In fact, these variables/symbols can be shared between files.
 (declared external in .h files), but only by activating the mode of separate compilation

```
Compilation steps:

gcc -c ... X.c

nvcc -dc ... Y.cu

nvcc -dlink ... Y.o -o __gpu_rdc.o -lcudadevrt

gcc -o pgm ... Y.o __gpu_rdc.o X.o ...
```



Variable definitions and CPU/GPU data transfers

Data transfers CPU↔GPU

Variables allocated on GPU at runtime:

Copying dynamic variables from CPU to GPU:

Copying dynamic variables from GPU to CPU:

Release of dynamic allocations:

```
free (TabCPU);
cudaStat = cudaFree (TabGPU);
```

Variable definitions and CPU/GPU data transfers Specificities of dynamic variables


Dynamic variables on the GPU

Most are allocated and released by the CPU:

- their pointers are stored on the CPU: the CPU maps the GPU memory!
- their pointers must be passed as parameters when calling GPU kernels

These variables can be easily shared between several files (variables declared "extern" in .h files)







CUDA basics

- 1. Principle of execution of a CUDA program
- 2. Variable definitions and CPU/GPU data transfers
- 3. Definition of a grid of blocks (of threads)
- 4. Definition of a 1st CUDA kernel
- 5. Execution of a CUDA kernel
- 6. Compiling a CUDA application



Limits on grid and block sizes

CUDA datatype for grid and block dimensions:

- dim3 is a structured datatype of 3 int (_.x, _.y and _.z)
- For grid and block descriptors (Dg and Db)

Limits of 3D block size:

- $Db.x \le 1024$, $Db.y \le 1024$, $Db.z \le 64$
- Total nb of threads / bloc ≤ 1024
- Db.z = 1 \rightarrow 2D Db.z = Db.y = 1 \rightarrow 1D

Limits of 3D grid size:

```
• Dg.x \le 2^{31} - 1

Dg.y \le 65535, Dg.z \le 65535
```

```
• Dg.z = 1 \rightarrow 2D
Dg.z = Dg.y = 1 \rightarrow 1D
```

```
// GPU thread management
dim3 Dg, Db;

// Block of 128x4 threads
Db.x = 128;
Db.y = 4;
Db.z = 1;

// Grid of 512 blocks
Dg.x = 512;
Dg.y = 1;
Dg.z = 1;
// → 262144 threads!
```


Launching a kernel from its block grid (see further):

```
// Classical call from a CPU routine
MyKernel<<< Dg, Db >>> (parameters);
```



Block grid without overflow

Basic example of a 1D grid, with 1D blocks:




For each box « i »:

Tab[i] = Tab[i] * 2.0

Strategy:

- 1 GPU thread will process 1 box
- 1D grid of 1D blocks of threads will process the array

1 - Definition of the blocks (1D)



```
Db.x = BLOCK_SIZE_X; // = 32; 64; 128; 256; 512; 1024
```

Db.y = BLOCK SIZE Y; // = 1


Db.z = BLOCK_SIZE_Z; // = 1

Block grid without overflow

Basic example of a 1D grid, with 1D blocks:

2 - Definition of the grid, when: (N % Db.x) = 0

We "pave" the data with blocks.




```
Dg.x = N/Db.x; // Dg.x = N/BLOCK\_SIZE\_X

Dg.y = 1;
```

$$Dg.z = 1;$$

What if $(N \% Db.x) \neq 0$?






Block grid with overflow

Basic example of a 1D grid, with 1D blocks:

2 - Definition of the grid, when: $(N \% Db.x) \neq 0$:



We "pave" the data with whole blocks, even if it overflows!

```
if (N%BLOCK_SIZE_X == 0)
    Dg.x = N/BLOCK_SIZE_X;
else
    Dg.x = N/BLOCK_SIZE_X + 1;
Dg.y = 1;
Dg.z = 1;
```

Warning : we're going to create too many threads


→ we'll have to take this into account in the code...



Block grid with overflow

Basic example of a 1D grid, with 1D blocks:

2 - Definition of the grid, when: $(N \% Db.x) \neq 0$:



We "pave" the data with whole blocks, even if it overflows!

```
Dg.x = N/BLOCK_SIZE_X + (N%BLOCK_SIZE_X ? 1 : 0) ;
Dg.y = 1;
Dg.z = 1;
```

Warning : we're going to create too many threads


→ we'll have to take this into account in the code...



Block grid with overflow

Basic example of a 1D grid, with 1D blocks:

2 - Definition of the grid, when: $(N \% Db.x) \neq 0$:



We "pave" the data with whole blocks, even if it overflows!

```
Dg.x = (N-1)/BLOCK_SIZE_X + 1;
Dg.y = 1;
Dg.z = 1;
```

Warning: we're going to create too many threads

→ we'll have to take this into account in the code...



Create many small threads

Masking of GPU memory access times:

- a GPU switches from one thread warp to another very quickly
- a GPU masks the latency of its memory accesses by multi-threading
- → Do not hesitate to create large numbers of small GPU threads

Ex.: to process an array of N elements:

- Threads dealing with ONE element each
- and a Grid of blocks of N threads in total



or:

- Threads dealing with *n* elements each
- and a Grid of blocks of N/n threads in total






Granularity of the grid and blocks

How many threads/block and blocks/grid to create?

The thread scheduler of each block likes to have many warps ready to be activated, in order to hide the memory access times.

→ "big blocks of threads"






The block scheduler likes to have several blocks ready to be loaded at the same time in each SM (*resident blocks*), in order to hide memory access times.


But a SM can only load a new block when it still has enough registers and other resources.

→ "lots of not too big blocks"





So, is it better to make a grid with few big blocks or many small blocks?





Granularity of the grid and blocks

How many threads/block and blocks/grid to create?

Several possible strategies:

- Calculate the size of the blocks leading to the maximum occupation of the GPU resources...
- Make medium size blocks (128/256 threads) to enable both schedulers to optimize execution
- Experimenting with various block sizes: 32/64/.../512/1024 threads
- → Optimal block grid granularity can be tedious to identify (depends on the CUDA code and GPU model)

But it remains an important source of performance improvement

POLYTECH° PARIS-SACLAY

Definition of the block grid

Granularity of the grid and blocks

Source: https://en.wikipedia.org/wiki/CUDA

Technical specifications		Compute capability (version)															
		1.	1 1.2	1.3	2.x	3.0	3.2	3.5	3.7	5.0	5.2	5.3	6.0	6.1	6.2	7.0 (7.2?)	7.5
Maximum number of resident grids per device (concurrent kernel execution)	t.b.d.		16		4	32		16	128	32	16	12	8				
Maximum dimensionality of grid of thread blocks	2				3												
Maximum x-dimension of a grid of thread blocks	65535				2 ³¹ – 1												
Maximum y-, or z-dimension of a grid of thread blocks	65535																
Maximum dimensionality of thread block																	
Maximum x- or y-dimension of a block	512				1024												
Maximum z-dimension of a block	64																
Maximum number of threads per block	512				512 1024												
Warp size	32																
Maximum number of resident blocks per multiprocessor	8				16						32						16
Maximum number of resident warps per multiprocessor	2	24		32	48	48 64								32			
Maximum number of resident threads per multiprocessor	7	68	10	024	1536 2048							1024					
Number of 32-bit registers per multiprocessor	8	K	1	6 K	32 K		64 K 128 K			64 K							
Maximum number of 32-bit registers per thread block	N/A			32 K	64 K	32 K		6	64 K		32 K	64	K	32 K	64	K	
Maximum number of 32-bit registers per thread	124				6	3	255										

Some characteristics are very stable, others less so...



CUDA basics

- 1. Principle of execution of a CUDA program
- 2. Variable definitions and CPU/GPU data transfers
- 3. Definition of a grid of blocks (of threads)
- 4. Definition of a 1st CUDA kernel
- 5. Execution of a CUDA kernel
- 6. Compiling a CUDA application



« Qualifiers » de CUDA

Fonctionnement des « qualifiers » de CUDA :

	device	constant	shared				
	Mémoire globale GPU	Mémoire constante GPU	Mémoire partagée d'un multiprocesseur				
Variables	Durée de vie de l'application	Durée de vie de l'application	Durée de vie du <i>block</i> de threads				
	Accessible par les codes GPU et CPU	Ecrit par code CPU, lu par code GPU	Accessible par le code GPU, sert à <i>cacher</i> la mémoire globale GPU				
	device	host	global				
Fonctions	Appel sur GPU Exec sur GPU	(default) Appel sur CPU Exec sur CPU	Appel sur CPU Exec sur GPU				

[→] Les « qualifiers » différencient les parties de code GPU et CPU.



Kernel utilisant la mémoire globale et des registres


Une barre de threads par bloc, et une barre de blocs par grille (un choix).

Un thread traite une seule donnée.

 $\underline{\mathsf{Hyp}}: \mathsf{Nd} = \mathsf{k}. \ \mathsf{BLOCK_SIZE_X}$

```
global void k1(void)
int idx; // Registers:
float data; // 16 Kreg per
float res; // multipro.
// Compute data idx of the thread
idx = threadIdx.x +
     blockIdx.x*BLOCK SIZE X;
// Read data from the global mem
data = InGPU[idx];
// Compute result
res = (data + 1.0f)*data ...;
// Write result in the global mem
OutGPU[idx] = res;
```

```
Db = {BLOCK_SIZE_X,1,1}
Dg = {Nd/BLOCK_SIZE_X,1,1}
```






Calcul de l'indice de la donnée traitée par chaque thread

2 variables implicites et propres à chaque thread :

dim3 threadIdx
dim3 blockIdx




idx = blockIdx.x*BLOCK_SIZE_X + threadIdx.x
Indexage permettant des accès coalescents



Calcul de l'indice de la donnée traitée par chaque thread

2 variables implicites et propres à chaque thread :

dim3 threadIdx
dim3 blockIdx



 $idx = (N-1) - (blockIdx.x*BLOCK_SIZE_X + threadIdx.x)$

Mais ce serait un indexage moins coalescent...!!



Calcul de l'indice de la donnée traitée par chaque thread

```
// Compute data idx of the thread
                                        2 variables implicites et propres
idx = threadIdx.x +
                                        à chaque thread :
      blockIdx.x*BLOCK SIZE X;
                                           dim3 threadIdx
if (idx % 2 == 1)
                                           dim3 blockIdx
   idx = (N-1) - idx;
// Read data from the global mem
data = InGPU[idx];
                           BLOCK SIZE X
                  Bloc 0
                                             Bloc 2
Grille de blocs
   de threads
                               Bloc 1
  Tableau de
    données
                                                                  N-1
               \mathbf{0}
    idx = (N-1) - (blockIdx.x*BLOCK SIZE X + threadIdx.x)
     Mais ce serait un indexage NON coalescent...!!
```



Kernel utilisant la mémoire globale et des registres

Une barre de threads par bloc, et une barre de blocs par grille (un choix). Un thread traite une seule donnée.

```
Hyp : Nd \neq k. BLOCK SIZE X
global void k1 (void)
int idx; // Registers:
                               else
float data; // 16Kreg per
float res; // multipro.
// Compute data idx of the thread
idx = threadIdx.x +
      blockIdx.x*BLOCK SIZE X;
// If the elt indexed exists:
if (idx < Nd) {
  // Read data from the global mem
  data = InGPU[idx];
  // Compute result
  res = (data + 1.0f)*data ...;
  // Write result in the global mem
  OutGPU[idx] = res;
```

```
Db = {BLOCK_SIZE_X,1,1}
if (Nd%BLOCK_SIZE_X == 0)
  Dg = {Nd/BLOCK_SIZE_X,1,1}
else
  Dg = {Nd/BLOCK_SIZE_X + 1,1,1}
```

Pavage classique

Protection classique:

Les threads « en trop » ne font rien...




CUDA basics

- 1. Principle of execution of a CUDA program
- 2. Variable definitions and CPU/GPU data transfers
- 3. Definition of a grid of blocks (of threads)
- 4. Definition of a 1st CUDA kernel
- 5. Execution of a CUDA kernel
- 6. Compiling a CUDA application




Execution of a CUDA kernel

Exécution depuis le CPU d'une grille de threads sur le GPU :



Version complète





CUDA basics


- 1. Principle of execution of a CUDA program
- 2. Variable definitions and CPU/GPU data transfers
- 3. Definition of a grid of blocks (of threads)
- 4. Definition of a 1st CUDA kernel
- 5. Execution of a CUDA kernel
- 6. Compiling a CUDA application



Compilation d'une application CUDA

Compilation 100% CUDA

Compilation d'applications CUDA – entièrement développées en CUDA :




Pour les codes C/C++ simples :

- → Il est possible de simplement tout recompiler en nvcc dans des fichiers xxx.cu (et xxx.cc incluant cuda.h et cuda_runtime.h)
- → Mais les optimisations sérielles peuvent en souffrir...

Compilation d'une application CUDA

Compilation mixte CUDA & C++

Compilation d'applications mixte CUDA & C++ avec 1 compilateur :




- Code C++ métier : fichiers .cc compilés en nvcc
- Code CUDA : fichiers .cu compilés en nvcc
- Edition de liens : des pbs peuvent encore apparaître avec des templates ...

Compilation d'une application CUDA

Compilation mixte CUDA & C++

Compilation d'applications mixte CUDA & C++ avec 2 compilateurs :



- Code C++ métier : fichiers .cc compilés en gcc/g++ ou en icc ou ...
- Code CUDA : fichiers .cu compilés en nvcc
- Edition de liens : des pbs de nommage peuvent apparaître (mais pas en gcc)



CUDA basics

End