

R65C21 PERIPHERAL INTERFACE ADAPTER (PIA)

PRELIMINARY

DESCRIPTION

The 965C21 Peripheral Interface Adapter (PIA) is designed to solve a proad range of peripheral control problems in the implementation of microcomputer systems. This device allows a very effective trade-off between software and hardware by providing significant papability and flexibility in a low cost onio. When coupled with the power and speed of the 76500, 76500° or 765000 family of microprocessors, the 765021 allows implementation of very complex systems at a minimum overall post.

Control of perioneral devices is handled primarily "brough two 8-cit pidirectional ports. Each of these lines can be programmed to act as either an input or an output, in addition, four perioneral control/interrupt input lines are provided. These lines can be used to interrupt the processor or to handshake data between the processor and a peripheral device.

ORDERING INFORMATION

The R65C21 is available in both a ceramic and a plastic 40-pin package a commercial or industrial operating temperature range and operating frequencies of \$\frac{1}{2}\$. 3 or 4 MHz. These versions are coded into the part number as follows

```
Part Number:

R65C21

Temperature Range (T. to Ty):

Blank = 0°C to -70°C

E = -40°C to -35°C

Frequency Range

1 = 1 MHz

2 = 2 MHz

3 = 3 MHz

4 = 4 MHz

Package

C = Ceramic

P = Plastic
```

FEATURES

- Low power CMCS N-well silicon gate technology
- Direct replacement for NMOS R6520 or MC6821 PIA
- Two 8-bit pidirectional I/O ports with individual data direction control
- Automatic "Handshake control of data transfers
- Two interrupts one for each port) with program control
- 1 2 3, and 4 MHz versions
- Commercial and industrial temperature range versions
- 40-bin plastic and ceramic versions
- 5 volt =5% succey requirements
- Compatible with the R6500, R6500;* and R65000 fam a of microcrocessors




Figure 1. R65C21 Pin Configuration

FUNCTIONAL DESCRIPTION

The R65C21 PIA is organized into two independent sections referred to as the A Side and the B Side Each section consists of a Control Register (CRA, CRB), Data Direction Register (DDA, DDRB), Output Register (CRA, ORB), Interrupt Status Control (ISCA, ISCB) and the purifers necessary to drive the Peripheral Interface puses. Data Bus Buffers (DBB) interface,

data from the two sections to the data bus, while the Data input Register (CIR) interfaces data from the DBB to the PIA registers. Chip Select and RIW control circuitry interface to the processor bus control lines. Figure 2 is a block diagram of the R65C21 PIA.




Figure 2. R65C21 PIA Block Diagram

DATA INPUT REGISTER (DIR)

When the microprocessor writes data into the PIA, the data which appears on the data bus during the 42 clock pulse is latched into the Data Input Register DIR). The data is then transferred into one of six internal registers of the PIA after the trailing edge of the 42 clock. This assures that the data on the perioneral output lines will make smooth transitions from high to low (or from low to high) and the voltage will remain stable except when it is going to the opposite polarity.

CONTROL REGISTERS (CRA AND CRB)

Table 1 illustrates the bit designation and functions in the two control registers. The control registers allow the microprocessor to control the operation of the interrupt Control inputs (CA1 CA2 CB1, CB2), and Perioheral Control outputs (CA2, CB2). Bit 2 in each register controls the addressing of the Data Direction Registers (DDRA, DDRB) and the Cutput Registers (DRA, ORB). In addition, two bits (bit 6 and 7) in each control register indicate the status of the Interrupt Input lines (CA1, CA2, CB1, CB2). These Interrupt Status bits (IRQA1, IRQA2 or IRQB1, IRQS2) are normally interrogated by the microprocessor during the IRQ interrupt service routine to determine the source of the interrupt.

DATA DIRECTION REGISTERS (DDRA, DDRB)

The Data Direction Registers (DDRA DDRB) allow the processor to program each line in the 8-bit Peripheral I/O bort to be either an input or an output. Each bit in DDRA controls the corresponding line in the Peripheral A cort and each bit in DDRB controls the corresponding line in the Peripheral B port. Writing a 10" in a bit position in the Data Direction Register causes the corresponding Peripheral I/O line to act as an input: a 11" causes it to act as an output.

Bit 2 (DDRA, DDRB) in each Control Register (CRA and CRB) controls the accessing to the Data Direction Register or the Peripheral interface. If bit 2 is a "1," a Peripheral Output register (CRA, CRB) is selected, and if bit 2 is a "0," a Data Direction Register (DDRA, DDRB) is selected. The Data Direction Register Access Control bit, together with the Register Select lines (RSD, RS1) selects the various internal registers as shown in Tacie 2.

In order to write data into DDRA, ORA, DDRB, or ORB registers, bit 2 in the proper Control Register must first be set. The desired register may then be accessed with the address determined by the address interconnect technique used.

PERIPHERAL OUTPUT REGISTERS (ORA, ORB)

The Perioneral Output Registers (ORA, ORB) store the output data from the Data Bus Buffers (DBB) which accears on the Perioneral I/O port If a line on the Perioneral A Port is programmed as an output by the DDRA, writing a 3 into the corresponding bit in the ORA causes that line to go low (<0.4 V), writing a 1 causes the line to go high. The lines of the Perioneral B port are controlled by ORB in the same manner.

INTERRUPT STATUS CONTROL (ISCA. ISC8)

The four interrupt peripheral control lines (CA1, CA2, CB1, CB2) are controlled by the Interrupt Status Control logic, A. B). This logic interprets the contents of the corresponding Control Register and detects active fransitions on the interrupt inputs.

PERIPHERAL I/O PORTS (PAO-PA7, PBO-PB7)

The Perioneral A and Peripheral B VO ports alow the micro-processor to interace to the input lines on the peripheral device by writing data into the Perioneral Output Register. They also allow the processor to interace with the peripheral device output lines by reading the data on the Peripheral Port input lines directly onto the data bus and into the internal registers of the processor.

Each or the Percheral I/O lines can be programmed to act as an input or an output. This is accomplished by setting a 1 in the corresponding bit in the Data Direction Register for those lines which are to act as outputs. A 0 in a bit of the Data Direction Register causes the corresponding Peripheral I/O lines to act as an input.

"The buffers which drive the Peripheral A I/O lines contain 'passive' pull-up devices. These pull-up devices are resistive in nature and therefore allow the output voltage to go to VCC for a logic 1. The switches can sink a full 3.2 mA, making these buffers capable or driving two standard TTL loads.

In the input mode, the pull-up devices are still connected to the VO pin and still supply current to this pin. For this reason, these lines also represent two standard TTL loads in the input mode.

The Peripheral B VO port duplicates many of the functions of the Peripheral A port. The process of programming these lines to act as an input or an output is similar to the Peripheral A port, as is the effect of reading or writing this port. However, there are several characteristics of the buffers driving these lines which affect their use in peripheral interfacing.

Table 1.	Control	Registers	Bit	Designations

	7	6	5	4	3	1 2	1	0
CRA	IRQA1	IRQA2		CA2 Control		DDRA C.		Control
	7	6	5	4	3	2	1	0
CRB	IRQ81	- IRQ82	-	C82 Control		DDAB - Access	C81	Control

R65C21

Peripheral Interface Adapter (PIA)

The Peripheral B i C port purfers are push-pull devices i.e., the pull-up devices are switched CFF in the 0 state and ON for a logic 1. Since these pull-ups are active devices, the logic 1 voltage will not go higher than -2.4V

Another difference between the PAC-PAT lines and the PBO through PBT lines is that they have three-state capability which allows them to enter a high impedance state when programmed to be used as input lines in addition, data on these lines will be read properly, when programmed as output lines, even if the data signals fall below 2.0 voits for a "high" state or are above 0.8 voits for a "low state When programmed as output, each line can drive at least a two TTL cad and may also be used as a source of up to 3.2 milliamperes at 1.5 volts to directly drive the base of a transistor switch such as a Darlington pair.

Because these outputs are designed to drive transistors directly, the output data is read directly from the Peripheral Cutput Register for those lines programmed to act as inputs.

The final characteristic is the high-impedance input state which is a function of the Perioneral B push-cult buffers. When the Penpheral B VO lines are programmed to act as inputs, the output buffer enters the high impedance state

DATA BUS BUFFERS (D88)

The Data Bus Burfers are 8-oit dicirectional buffers used for data exchange, on the C0-D7 Data Bus, between the microprocessor and the PIA. These duffers are tri-state and are capable of driving a two TTL load (when occrating in an output mode) and represent a one TTL load to the microprocessor (when operating in an input mode).

INTERFACE SIGNALS

The PIA interfaces to the R6500, R6500r or the R65C00 micro-processor family with a reset line, a 22 clock line, a read/write line, two interrupt request lines, two register select lines, three chip select lines, and an 8-bit bidirectional data bus.

The P!A interfaces to the peripheral devices with four interrupt/ control lines and two 8-bit bidirectional data buses. Figure 1 (on the front page: shows the pin assignments for these interface signals and Figure 3 shows the interface relationship of these signal as they pentain to the CPU and the peripheral devices.

CHIP SELECT (CSO, CS1, CS2)

The PIA is selected when CS0 and CS1 are high and $\overline{CS2}$ s low. These three chip select lines are normally connected to the processor address lines either directly or through external decoder circuits. When the PIA is selected, data will be transferred between the data lines and PIA registers, and/or perperal interface lines as determined by the $\mathbb{R}[\overline{W}]$ RS0, and RS1 lines and the contents of Control Registers A and 3.

RESET SIGNAL (RES)

The Reset (RES) input initializes the R65C21 PIA. A low signal on the RES input causes all internal registers to be cleared.

CLOCK SIGNAL (92)

The Phase 2 Clock Signal (92) is the system clock that triggers all data transfers between the CPU and the PIA. (92) is generated by the CPU and is therefore the synchronizing signal between the CPU and the PIA.

READ/WRITE SIGNAL (R/W)

Read/Write (R/W) controls the direction of cata transfers between the PIA and the data lines associated with the CPU and the peripheral devices. A high on the R/W line permits the ceripheral devices to transfer data to the CPU from the PIA. A low on the R/W line allows data to be transfered from the CPU to the peripheral devices from the PIA.

REGISTER SELECT (RS0, RS1)

The two Register Select lines (RS0, RS1), in conjunction with the Control Registers (CRA, CRB) Data Direction Register access bits (see Table 1, bit 2) select the various R65C21 registers to be accessed by the CPU. RS0 and RS1 are normally connected to the microprocessor (CPU) address output lines. Through control of these lines, the CPU can write directly into the Control




Figure 3. Interface Signals Relationship

Registers (CRA CRB) the Data Direction Registers DDRA. DDRB; and the Peripheral Output Registers (CRA, CRB). In addition, the processor may directly read the contents of the Control Registers and the Data Direction Registers. Accessing the Peripheral Output Register for the purcose of reading data back into the processor operates differently on the ORA and the ORB registers and therefore are snown separately in Table 2.

Table 2. ORA and ORB Register Addressing

Register	Register Select Lines		Select Lines Control		Register Operation		
Address (Hex)	RS1	AS0	CRA (Brt 2)	CRB (Bit 2)	R/W=H	R/W=L	
3		L	1		Read PIEA		
3		Ĺ	0	_	Pead DCFA	Write DDRA	
•		н	_	-	Feac CFA	Write CRA	
2	H	<u> </u>	_	1	Read PISS	Write CRB	
2	ļμ	ן נ	_	0	Read CCPS	Write CCRB	
3	4	н	i —	_	Pead CPS	Write CAB	

INTERRUPT REQUEST LINES (IRQA, IRQB)

The active cw Interrupt Request lines (IRCA and IRCB) act to interrupt the microprocessor either directly or through external interrupt pronty circuitry. These lines are open drain and are capable of sinking 1.6 milliamos from an external source. This permits all interrupt request lines to be tied together in a wired-OR configuration. The A and B in the titles of these lines correspond to the peripheral port A and the peripheral port B so that each interrupt request line services one peripheral data port.

Each Interrupt Request line has two interrupt flag bits which can cause the Interrupt Request line to go low. These flags are bits 6 and 7 in the two Control Registers (CRA, CRB). These flags act as the link between the peripheral interrupt signals and the microcrocessor interrupt inputs. Each flag has a corresponding interrupt disable bit which allows the processor to enable or disable the interrupt from each of the four interrupt inputs (CA1, CA2, CB1, CB2). The four interrupt flags are set (enabled) by active transitions of the signal on the interrupt input (CA1, CA2, CB1, CB2).

CRA bit 7 (IRQA1) is always set by an active transition of the CA1 interrupt input signal. However, IRQA can be disabled by setting bit 0 in CRA to a 0. Likewise, CRA bit 6 (IRQA2) can be set by an active transition of the CA2 interrupt input signal and IRQA can be disabled by setting bit 3 in CRA to a 0.

Both bit 6 and bit 7 in CRA are reset by a "Read Peripheral Output Register A" operation. This is defined as an operation in which the read/write, proper data direction register and register select signals are provided to allow the processor to read the Peripheral A VO port. A summary of IRQA control is shown in Table 3.

**Control of IRCB is performed in exactly the same manner as that described above for IRCA. Bit 7 in CRB (IRQB1) is set by an active transition on CB1 and IRQB from this flag is controlled

by CRB bit 0. Exewise bit 6 (IRQB2) in CRB is set by an active transition on CB2, and \overline{IRQB} from this flag is controlled by CRB bit 3

Also both bit 6 and bit 7 of CRB are reset by a 'Read Per pheral B Output Register' operation. A summary of iRGB control is shown in Table 3.

Table 3. IRQA and IRQB Control Summary

Control Register Sits	Action
CRA-7=1 and CRA-0=1	IRCA goes ow 'Active
CPA-6=1 and CPA-3=1	IFQA goes ow Actives
CAB-7=1 and CAB-0=1	IRGB goes ow (Active)
CRB-6=1 and CRB-3=1	IRQ8 goes ow Active

Note

The flags act as the link between the peripheral interrupt signals and the processor interrupt inputs. The interrupt disable bits allow the processor to control the interrupt function.

INTERRUPT INPUT/PERIPHERAL CONTROL LINES (CA1, CA2, C31, C32)

The four interruct nout/peripheral control lines provide a number of special peripheral control functions. These lines greatly enhance the power of the two general purpose interface conts (PA0-PA7 PB0-PB7). Figure 4 summarizes the operation of these control lines.

CA1 is an interruct input only. An active transition of the signal on this input will set bit 7 of the Control Register A to a logic 1. The active transition can be programmed by setting a "0"-in bit 1 of the CRA if the interrupt flag (bit 7 of CRA) is to be set on a negative transition of the CA1 signal or a "1" if it is to be set on a positive transition.

NOTE:

A negative transition is defined as a transition from a high to a low, and a positive transition is defined as a transition from a low to a high voltage.

CA2 can act as a totally independent interrupt or as a pericheral control output. As an input (CRA, bit 5=0) it acts to set the interrupt flag, bit 5 of CRA, to a logic 1 on the active transition selected by bit 4 of CRA.

These control register bits and interrupt induts serve the same basic function as that described above for CA1. The input signal sets the interrupt flag which serves as the link between the peripheral device and the processor interrupt structure. The interrupt disable of allows the processor to exercise control over the system interrupt.

In the output mode (CRA, bit 5=1), CA2 can operate independently to generate a simple pulse each time the microprocessor reads the data on the Peripheral A VO port. This mode is selected by setting CRA, bit 4 to a 0 and CRA, bit 3 to a 1. This pulse output can be used to control the counters, shift registers, etc., which make sequential data available on the Peripheral input lines.

CONTROL REGISTEF A (CRA)

CA2 INPUT MODE (BIT 5 = 0)

7	6	5	4	3	2	1	O,
iRQA1 FLAG	IRCA2 FUAG	CA2 NPUT MCDE SELECT (=0)	IRQA2 POSITIVE TRANSITION	FOR FROM	ORA SELECT	IRQA1 POSITIVE TRANSITION	IRQA ENABLE FOR IRQA
			IRQAIR CONT	· · ·		IRQA/I CONT	

CA2 OUTPUT MODE (BIT 5 = 1)

7	6	5	4	3	2	1	0
IRGA1 FLAG	0	CA2 CUTPUT MCDE SELECT (=1)	CA2 OUTPUT CONTROL	CA2 RESTORE CONTROL	OFA SELECT	IPCA1 POSITIVE TRANSITION	IRQA ENABLE FOR IRQA1
			CA2 CONTROL			IAQA I	

CA2 INPUT OR OUTPUT MCDE (BIT 5 = 0 or 1)

			-
ſ	8it 7	IRQA1 FLAG	
l	1	A transition has occurred on CA1 that satisfies the bit 1 IRQA1 transition polarity criteria. This bit is cleared by a read of Output Register	
I		A or by RES.	İ
I	0	No transition has occurred on CA1 that satisfies the bit 1 IRQA1 transition polarity criteria.	-
	Bit 2	OUTPUT REGISTER A SELECT	4
I	1	Select Cutput Register A.	1
	0	Select Data Direction Register A.	-
	Bit 1	IRQA1 POSITIVE TRANSITION	
	1	Set IRQA1 Flag (bit 7) on a positive (low-to-high) transition of CA1	l
	0	Set IRQA1 Flag (bit 7) on a negative (high-to-low) transition of CA1.	
	BH 0	IRQA ENABLE FOR IRQA1	
	1	Enable assertion of IRQA when IRQA1 Flag (bit 7) is set.	1
ł		Disable assessing of IROA when IROA1 Figs (but 7) is set	Т

CA2 INPUT MODE (BIT 5 = 0)

Bit 6	IRQA2 FLAG
1	A transition has occurred on CA2 that satisfies the bit 4
	IRCA2 transition polarity criteria. This flag is cleared by
	a read of Output Register A or by RES.
0	No transition has occurred on CA2 that satisfies the bit
	4 IRQA2 transition polarity criteria.
Bit 5	CA2 MODE SELECT
0	Select CA2 Input Mode
3h 4	IRQA2 POSITIVE TRANSITION
1	Set IRGA2 Flag (bit 6) on a positive (low-to-high)
	transition of CA2.
0	Set IRQA2 Flag (bit 6) on a negative (high-to-low)
	transition of CA2.
Bit 3	IRQA ENABLE FOR IRQA2
1	Enable assertion of IRQA when IRQA2 Flag (bit 6) is
	set.
- 0	Disable assertion of IRQA when IRQA2 Flag (bit 6) is
	set.

CA2 OUTPUT MODE (BIT 5 = 1)

bit 1.

Bit 6	NOT USED
0	Always zero.
Bit 5	CA2 MODE SELECT
1	Select CA2 Output Mode.
8tt 4	CA2 OUTPUT CONTROL
1	CA2 goes low when a zero is written into CRA bit 3.
	CA2 goes high when a one is written into CRA bit 3.
0	CA2 goes low on the first negative (high-ro-low) 02 cook transition following a read of Output Register A.
	CA2 returns high as specified by 5t 3.
Bit 3	CA2 READ STROBE RESTORE CONTROL (4 = 0)
1	CA2 returns high on the next Ø2 clock negative
	transition following a read of Output Register A.
0	CA2 returns high on the next active CA1 transition
	following a read of Output Register A as specified by

Figure 4. Control Line Operations Summary (1 of 2)

CONTROL REGISTER B (CRB)

CB2 INPUT MODE (BIT 5 = 0)

7	6	5	4	3 1	2	1	a
IRG81 FLAG	:AGB2 FLAG	CB2 NPUT MCCE SELECT	PCS:TVE PCS:TON	POSITIVE ENABLE		IRCE- POSITIVE TRANSITION	IRGB ENABLE FOR RGB:
	<u> </u>		IRGB II			IFCS.	

C82 OUTPUT MODE (BIT 5 = 1)

7	6	5	4	3	2	1	0
IRC81 FLAG	G	CB2 OUTPUT MCDE SELECT	C32 OUTPUT CONTROL	OUTPUT RESTORE		IRQB* POSIT'VE TRANSIT'ON	IACS EVABLE FOR PCB
			CS CONT	· ·		IRC3 : CONT	

C32 INPUT OR OUTPUT MODE (BIT 5 = 0 or 1)

Bit 7	IRQ81	FIAG

n

0

- A transition has occurred on CB1 that satisfies the bit 1 IRQB1 transition potantly priena. This bit is cleared by a read of Output Register
- No transition has occurred on CB1 that satisfies the bit 1 IRCB1 transition polarity afternal

Bit 2 OUTPUT REGISTER B SELECT

- Select Output Register 9.
 - Select Data Direction Register 3

Bit 1 IRGB1 POSITIVE TRANSITION

- 1 Set IRQB1 Flag (bit 7) on a positive (low-to-high) transition of CB1
 - Set IRQB1 Flag (bit 7) on a negative (high-to-cw) transition of CS1

Bit 0 IRGB ENABLE FOR IRGB1

- 1 Enable assertion of IRCB when IRCB1 Flag (bit 7) is set.
- O Disable assertion of IRG8 when IRG81 Flag (bit 7) is set.

CB2 INPUT MODE (BIT 5 = 0)

Bit 6 IRQB2 FLAG

- A transition has occurred on CS2 that satisfies the bit 4 IRCB2 transition polarity criteria. This flag is cleared by a read of Output Register 3 or by RES.
- No transition has occurred on C82 that satisfies the bit
 IRCB2 transition polarity criteria.

BR 5 CB2 MODE SELECT

0 Select CB2 Input Mode.

8it 4 IRQB2 POSITIVE TRANSITION

- 1 Set IRQB2 Flag (bit 6) on a positive (low-to-nign) transition of CB2.
- Set IPQ82 Flag (bit 6) on a negative (high-to-low) transition of C82.

Sit 3 IRGB ENABLE FOR IRGB2

- 1 Enable assertion of IRCB when IRCB2 Flag (bit 6) is
- O Disable assertion of IRG8 when IRGB2 Flag (bit 6) is

CB2 OUTPUT MODE (BIT 5 = 1)

- Bit 6 NOT USED
 - 0 Always zero.

Bit 5 CB2 MODE SELECT

1 Select CB2 Output Mode.

Bit 4 CB2 OUTPUT CONTROL

- CB2 goes low when a zero is written into CRB bit 3. CB2 goes high when a one is written into CRB bit 3.
- O C82 goes low on the first negative (high-to-low) 32 crock transition following a write to Output Register 3 C82 returns high as specified by pit 3.

Bit 3 CB2 WRITE STROBE RESTORE CONTROL (BIT 4 = 0)

- 1 C32 returns high on the next 32 clock negative transition following a write to Output Register 3.
- CB2 returns high on the next active CB1 transition following a write to Output Register B as specified by bit 1

Figure 4. Control Line Operations Summary (2 of 2)

9

A second output mode allows CA2 to be used in conjunction with CA1 to "handsnake" between the processor and the peripheral device. On the A side, this technique allows positive control of data transfers from the peripheral device into the microprocessor. The CA1 input signals the processor that data is available by interrupting the processor. The processor reads the data and sets CA2 low. This signals the peripheral device that it can make new data available.

The final output mode can be selected by setting bit 4 of CRA to a 1. In this mode CA2 is a simple percental control output which can be set high or low by setting bit 3 of CRA to a 1 or a 0 respectively

CB1 operates as an interruot input only in the same manner as CA1. Bit 7 of CRB is set by the active transition selected by bit 0 of CRB. Likewise, the CB2 input mode operates exactly the same as the CA2 input modes. The CB2 output modes. CRB bit 5 = 1, differ somewhat from those of CA2. The pulse output occurs when the processor writes data into the Peripheral B Output Register. Also, the "handshaking" operates on data transfers from the processor into the peripheral device.

READING THE PERIPHERAL A I/O PORT

Performing a Read operation with RS1 = 0, RS0 = 0 and the Data Direction Register Access Control bit (CRA-2) = 1, directly

transfers the data on the Peripheral A I/O lines to the data bus in this situation, the data bus will contain both the input and output data. The processor must be programmed to recognize and interpret only those bits which are important to the particular peripheral operation being performed.

Since the processor always reads the Peripheral A I/O port pins instead of the actual Peripheral Output Register (ORA), it is possible for the data read by the processor to differ from the contents of the Peripheral Output Register for an output line. This is true when the I/O pin is not allowed to go to a Tu-2.4V DC when the Peripheral Output register contains a logic 1 in this case, the processor will read a 0 from the Peripheral A pin, even though the corresponding bit in the Pennheral Output register is a 1.

READING THE PERIPHERAL B I/O PORT

Reading the Peripheral 8 I/O port yields a combination of input and output data in a manner similar to the Peripheral A Doc. However, data is read directly from the Peripheral B Output Register (CRB) for those lines programmed to act as outputs. It is therefore possible to load down the Peripheral B Output lines without causing incorrect data to be transferred back to the processor on a Read operation.




Figure 5. Read Timing Waveforms




Figure 6. Write Timing Waveforms

BUS TIMING CHARACTERISTICS

		1 MHz			2 MHz		3 MHz 4 MHz			
Parameter	Symbol	Min.	Max.	Min	Max.	Min.	Max.	Min.	Max.	Unat
12 Cycle	tere	10	-	0.5		0 33		0 25		. 25
22 Puise Width	l tc	450	-	220	_	160	I —	110		~
2 Rise and Fall Time	t _{re} , t _{re}	_	25	· –	15		12	_	10	: 75

READ TIMING

											
	_	35	_	53 .	– i	70	-	140	taca .	e i	Address Set-Up Time
~	_	a	_	o :	_	3	ļ <u> </u>	0	^L CAR	1	Address Hold Time
73	_	75	_	110 i	- !	150	! - !	300		Up Time	Penpheral Cata Set-Up Time
75		_	105		145	_	335	-		•	Cata Bus Celay Time
75		20		20	_	20	_	20	tua	İ	Oata Bus Hold Time
	80	75 — 20	105	110 - 20	į	- 20	335	-	t _{PCR} t _{CDR}	Up Time	Penpheral Cata Set-Up Time Cata Bus Celay Time Cata Bus Hold Time

WRITE TIMING

Address Set-Up Time	tacw	140	_	70		53		35		1 73
Address Hold Time	CAW	0	<u> </u>	3	_	0		a		13
R/W Set-Up Time	twow	180	<u> </u>	90	_	67	_	45	`	. ~
AW Hold Time	tow	0	-	a	_	0		0		. as
Data Bus Set-Up Time	tocw	180	_	90.	_	67		45	_	1
Data Bus Hold Time	thw.	10	_	10	_	10		10	_	ns
Penpheral Data Celay Time	CPW	_	10	_	0.5		0 33		0.25	ns
Pencheral Data Delay Time		_	2.0		1.0		0.53	l -	1	گد
to CMCS Lavel	CMCS			- 	1.0	-	. 0.7		0 5	25

PERIPHERAL INTERFACE TIMING

Peripheral Cata Set-Up	t _{PC} R	300	_	150	: -	110		75 -		.i ns	_
\$2 Low to CA2 Low Delay	- lcva	_	1.0	_	0.5	_	0.33		0 25	- 15	
_\$2 Low to CA2 High Delay	t _{RS1}	_	1.0 -	_	0.5		0.33	_	0 25	د. کر	
CA1 Active to CA2 High Delay	t _{RS2}	_	2.0	_	10	_	0.67	_	: 0.5	بم 24	
#2 High to C82 Low Delay	¹ C82	i —	1.0	_	0.5	_	0.33	_	0.25	22	
Peripheral Data Valid to C82 Low Delay	toc	0	15	a	0.75	0	0.5	0	0.23	25	:
\$2 High to CB2 High Delay	t _{RS1}	-	10	_	: 0.5	_	0.33		0.25	دم گند	ı
C81 Active to C82 High Delay	t _{AS2}	_	2.0	_	1.0	_	0.67	_	0.5	25	ţ.
CA1, CA2, CB1 and C32	ام الم	l <u> </u>	1.0	_	1.0		1.0		1.0	,	•
Input Rise and Fail Time	17 7		, -			_	1.0			25	

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Value	Unit
Supply Voltage	Vcc	-03 to +70	Vdc
Inout Voltage	V _{'N}	-03 to V _{CC} -03	Vdc
Output Voltage	Vout	-03 to V _{CC} +03	Vdc
Operating Temperature Range Commercial Industrial	TA	0 °0 + 70 - 40 °0 + 85	; °C
Storage Temperature	T _{STG}	-55 to +150	, °C

*NOTE: Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in other sections of this document is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS

	Parameter	1	Symbol	Value	
	Succey Voltage	1	Vcc	5V = 5%	
	Temperature Range	-	TA	1	
	Commercial	!		0°C to 70°C	
ı	Industrial	i		-40°C to +85°C	0

DC CHARACTERISTICS

(V_{CC} = 5.0V =5%, V_{SS} = 0, T_A = T_L to T_H , unless otherwise acted)


Parameter	Symbol	Min.	Typ.3	Max.	Unit ²	Test Conditions
Input High Voltage All except P80-287, RES P80-287, RES	V _{IH}	+2.0 +2.4		Vcc ⊻cc	V V	
Input Low Voltage	٧٫ر	-03	_	+ 0.8	V	1
Input Laakage Current R/W, RES, RS0, RS1, CS0, CS1, CS2, CA1, C81, \$2	Ni N	_	=1	± 2.5	ДА	$V_{N} = 0V \text{ to } V_{CC}$ $V_{CC} = 5.25V$
Input Leakage Current for Three-State Off D0-D7, P80-P87, C32	l _{TSI}	_	±2	±10	Ац	$V_{IN} = 0.4V$ to 2.4V $V_{CC} = 5.25V$
Input High Current PA0-PA7, CA2	l _i H	- 200	- 300	_	μA	V _{!H} = 2.4V
Input Low Current PA0-PA7, CA2	I _{IC}	_	-2	- 3.2	πА	V _{IL} = 0.4V
Output High Voltage Logic P80-P87, C82 (Danington Drive)	V _{CH}	2.4 1.5				$V_{GC} = 4.75V$ $I_{LOAO} = -200\mu A$ $I_{LCAO} = -3.2mA$
Output Low Voltage PA0-PA7, CA2, P80-P87, C82 D0-D7, IRQA, IRQB	VoL		_	+0.4		V _{CC} = 4.75V l _{CAD} = 3.2 mA l _{CAD} = 1.6 mA
Output High Current (Sourcing Logic PB0-PB7, CB2 (Darlington Drive)	lóн	- 200 - 3.2	-1500 -6	=	A _{Li} , TIA	V _{CH} = 2.4V V _{CH} = 1.5V
Output Low Current (Sinking) PA0-PA7_PB0-P97_CB2, CA2 D0-D7, IRCA, IRCS	laL	3.2 1.5		_	mA mA	V _{OL} = 0.4V
Output Leakage Current (Off State) IRQA, IRQB	OFF	_	1	± 10	μΑ	V _{CH} = 2.4V V _{CC} = 5.25V
Power Dissipation	Po		7	10		mW/MHz
Input Capacitance - D0-D7, PA0-PA7, PB0-PB7, CA2, CB2 - R/W, RES, RS0, RS1, CS9, CS1, CS2 CA1, CB1, 02	C _{IN}	- -		10 7 20	рҒ рҒ р ғ	$V_{CC} = 5.0V$ $V_{IN} = 0V$ $f = 2 \text{ MHz}$ $T_A = 25^{\circ}\text{C}$
Output Capacitance	Cout	_	_	10	ρF	_

Notes:

- 1. All units are direct current (dc) except capacitance.
- 2. Negative sign indicates outward current flow, positive indicates inward flow
- 3 Typical values are shown for V_{CC} = 5.0V and T_A = 25°C


PACKAGE DIMENSIONS

40-PIN CERAMIC DIP



	MIL_M	ETERS	-NC	+ES
DIM:	WIN	XAK	VIIN	XAN
A	52.39	51 31	98C 1	2 020
8	4 36	. 5 52	0 585	15:5
c_	2.54	1.9	3 30 1	7:55
0	: :3	3.53	2 215 1	3 021
F	: 15	. 10	3 030 [3 055
G	: 54	3SC	. J . 30	SSC
H	; 75	. 3	7 330	3 070
J	: 20	333	0 008	3 313
K	2.54	1.9	13 · CO)	3 55
ι	4 50	5 3 ~	3 575 (1 505
¥	7 7			O.
N	7.5	52	2 222 5	3 060

40-PIN PLASTIC DIP



	MLLM	ETERS	'NC	HE5
OIMÌ	MIN	MAX	MIN	XAW
Ā	5: 28	52.32	2 340	2 360
8	3 77	14 22	0 540	0 560
c	2 55	3 C8	0 '40	0 200
0	2.36	251	0 014	3 020
F	• 02	• 52	0 040	0.050
G	2.54	3SC	3 00	380
H	55	2 5	0 365	0.085
J	3 20	3.30	0.008	2ים כיו
K	3 05	1 56	- 0 -120	1 3 : 40
	.5 2	3SC	1 3 50	C BSC
w		C	-	·c
4	3 51	. 32	0 020	1 3 340