## **Reduction of Control Hazards (Branch) Stalls** with Dynamic Branch Prediction

So far we have dealt with <u>control hazards</u> in instruction pipelines by:

- Assuming that the branch is not taken (i.e stall when branch is taken).
- Reducing the branch penalty by resolving the branch early in the pipeline
  - Branch penalty if branch is taken = stage resolved 1

In IF? 1-1=0?

- Branch delay slot and canceling branch delay slot. (ISA support needed)
- Compiler-based static branch prediction encoded in branch instructions



- Prediction is based on program profile or branch direction
- ISA support needed.

How to further reduce the impact of branches on pipeline processor performance?

#### **Dynamic Branch Prediction:**

Why? Better branch prediction accuracy than static prediction and thus fewer branch stalls

Whv?

Hardware-based schemes that utilize run-time behavior of branches to + No ISA support needed ← make dynamic predictions:



Support

Needed


**By CPU** 

Information about outcomes of previous occurrences of branches are used to dynamically predict the outcome of the current branch.


#### **Branch Target Buffer (BTB):** (Goal: zero stall taken branches) ←

- A hardware mechanism that aims at reducing the stall cycles resulting from
- correctly predicted taken branches to zero cycles (No stalls).

4th Edition: Static and Dynamic Prediction in ch. 2.3, BTB in Ch. 2.9 (3<sup>rd</sup> Edition: Static Pred. in Ch. 4.2 Dynamic Pred. in Ch. 3.4, BTB in Ch. 3.5)



#2 lec # 5 Spring 2023 2-22-2023



(repeated here from lecture2)

#### **Dynamic Conditional Branch Prediction**

Dynamic branch prediction schemes are different from static mechanisms because they utilize hardware-based mechanisms that use the <u>run-time</u> behavior of branches to <u>make more accurate predictions</u> than possible using static prediction.

Usually information about outcomes of previous occurrences of branches (branching history) is used to dynamically predict the outcome of the current branch. The two main types of dynamic branch prediction are:

- One-level or Bimodal: Usually implemented as a Pattern History Table (PHT), a table of usually two-bit saturating counters (predictors) which is indexed by a portion of the branch address (low bits of address). (First proposed mid 1980s)
  - Also called *non-correlating* dynamic branch predictors. ←
- **Two-Level Adaptive Branch Prediction.** (First proposed early 1990s).
  - Also called *correlating* dynamic branch predictors. ←
  - To potentially reduce the stall cycles resulting from correctly predicted taken branches to zero cycles, a Branch Target Buffer (BTB) that includes the addresses of conditional branches that were taken along with their targets is added to the instruction fetch (IF) stage.

    BTB discussed next

4<sup>th</sup> Edition: Dynamic Prediction in Chapter 2.3, BTB in Chapter 2.9 (3<sup>rd</sup> Dynamic Prediction in Chapter 3.4, BTB in Chapter 3.5)

How?

**BTB** 

CMPE550 - Shaaban

#4 lec # 5 Spring 2023 2-22-2023

# **Branch Target Buffer (BTB)**

Effective branch prediction requires the <u>target of the branch at an early pipeline stage</u>. (resolve the branch early in the pipeline)

In IF? 1-1=0?

One can use additional adders to calculate the target, as soon as the branch instruction is decoded. This would mean that one has to wait until the ID stage before the target of the branch can be fetched, taken branches would be fetched with a one-cycle penalty (this was done in the enhanced MIPS pipeline Fig A.24).

To avoid this problem and to potentially <u>achieve zero stall cycles for taken</u> <u>branches</u>, one can use <u>a Branch Target Buffer (BTB).</u>

A typical <u>BTB</u> is an associative memory where the <u>addresses of taken branch</u> <u>instructions are stored together with their target addresses</u>.

The <u>BTB</u> is is accessed in <u>Instruction Fetch (IF)</u> cycle and <u>provides answers to the following three questions</u> while the current instruction is being fetched:

- 1 Is the instruction a branch?
- 2- If yes, is the branch predicted taken?
- 3 If yes, what is the branch target?

Instructions fetched from the target are stored in the BTB in case the branch is predicted-taken and thus found in BTB.

After the branch has been resolved the BTB is updated. If a branch is encountered for the first time <u>a new entry is created</u> once it is resolved as taken.



4<sup>th</sup> Edition: BTB in Chapter 2.9 (pages 121-122) (3<sup>rd</sup> BTB in Chapter 3.5)

CMPE550 - Shaaban

#5 lec # 5 Spring 2023 2-22-2023




Why?















# Branch Penalty Cycles Using A Branch-Target Buffer (BTB)

 $\Rightarrow$  Base Pipeline Taken Branch Penalty = 1 cycle (<u>i.e. branches resolved in ID</u>)

	i.e In BTB?	Or	Not A Branch	
No	/	Not Taken	Not Taken	0
Instruction in	buffer	Prediction	Actual branch	Penalty cycles
Yes		Taken	Taken	0
Yes		Taken	Not taken	/ 2 =1+1
No			Taken	2 = 1 + 1

**BTB Goal: Taken Branches with zero stalls** 



Penalties for all possible combinations of whether the branch is in the buffer and what it actually does, assuming we store only taken branches in the buffer.

# **Basic Dynamic Branch Prediction**

- Simplest method: (One-Level or Non-Correlating) ←
  - A branch prediction buffer or <u>Pattern History Table (PHT)</u> indexed by N low address bits of the branch instruction. Saturating counter,
  - Each buffer location (or PHT entry or predictor) contains one bit indicating whether the branch was recently taken or not



- Always mispredicts in first and last loop iterations.
- To improve prediction accuracy, two-bit prediction is used:
  - A prediction must miss twice before it is changed. (Smith Algorithm, 1985)

Why 2-bit **Prediction?** 

- Thus, a branch involved in a loop will be mispredicted only once when encountered the next time as opposed to twice when one bit is used.
- Two-bit prediction is a specific case of n-bit saturating counter incremented when the branch is taken and decremented when the branch is not taken. The counter (predictor) used is updated after the branch is resolved

Two-bit saturating counters (predictors) are usually always used based on observations that the performance of two-bit PHT prediction is comparable to that of n-bit predictors.

Smith Algorithm

CMPE550 - Shaaban


**PHT Entry: One Bit** 

0 = NT = Not Taken

2<sup>N</sup> entries or predictors

1 = T = Taken

### One Level (Bimodal) Dynamic Branch Prediction



## **One-Level Bimodal Branch Predictors** Pattern History Table (PHT) Most common one-level implementation

Х

Х

2-bit saturating counters (predictors) Sometimes referred to as **Decode History Table (DHT)** or

**Branch History Table (BHT)** 

#### Indexed by

N Low Bits of Branch Address

Table (PHT) has 2<sup>N</sup> entries (also called predictors).

2-bit saturating counters

#### **Example:**

For N = 12  
Table has 
$$2^N = 2^{12}$$
 entries  
 $= 4096 = 4k$  entries

Number of bits needed =  $2 \times 4k = 8k$  bits

#### What if different branches map to the same predictor (counter)?

This is called branch address aliasing and leads to interference with current branch prediction by other branches and may lower branch prediction accuracy for programs with aliasing.

#### **High bit determines** branch prediction 0 = NT = Not Taken

1 = T = Taken

Prediction Bits

0	0	Not Taken
0	1	(NT)
1	0	Tolzon

**Update counter after branch is resolved:** 


When to


update

- -Increment counter used if branch is taken
- Decrement counter used if branch is not taken

CMPE550 - Shaaban

#11 lec # 5 Spring 2023 2-22-2023





#### From The Analysis of Static Branch Prediction:

### MIPS Performance Using Canceling Delay Branches


Benchmark	% conditional branches	% conditional branches with empty slots	% conditional branches that are cancelling	% cancelling branches that are cancelled	% branches with cancelled delay slots	Total % branches with empty or cancelled delay slot
compress	14%	18%	31%	43%	13%	31%
eqntott	24%	24%	50%	24%	12%	36%
espresso	15%	29%	19%	21%	4%	33%
gcc	15%	16%	33%	34%	11%	27%
li	15%	20%	55%	48%	26%	46%
Integer average	17%	21%	38%	34%	13%	35%
doduc	8%	33%	12%	62%	8%	41%
ear	10%	37%	36%	14%	5%	42%
hydro2d	12%	0%	69%	24%	16%	17%
mdljdp2	9%	0%	86%	10%	8%	8%
su2cor	3%	7%	17%	57%	10%	17%
FP average	8%	16%	44%	34%	9%	25%
Overall average	12%	18%	41%	34%	11%	30%

Delayed and cancelling delay branches for MIPS allow branch hazards to be hidden 70% of the time on average for these 10 SPEC benchmarks.

70% Static Branch Prediction Accuracy

(repeated here from lecture2)





# **Correlating Branches**

Recent branches are possibly correlated: The behavior of US recently executed branches affects outcome of current B3 in the example Occur in branches used to implement <u>if-then-else constructs</u> branch. below Which are more common in integer than floating point code **Example:** Here aa = R1bb = R2R3, R1, #3 R3 = R1 - 3if (aa == 3)**B1** R3, L1 ; B1 (aa!=3) R1, R0, R0 ; aa==0 | B1 not taken R1 =0  $\rightarrow$  DADD aa=0; (not taken) L1: R3, R2, #2; R3 = R2 - 2**DSUBUI B2** if (bb==2) R3, L2 ; B2 (bb!=2)  $_{\rm B2}$   $\stackrel{\triangleright}{=}$  BNEZ bb=0; (not taken) R2, R0, R0 ; bb==0 | B2 not taken R2 = 0  $\rightarrow$  DADD L2: DSUBUI R3, R1, R2 ; R3=aa-bbif (aa!==bb){ ; B3 (aa==bb) **▶** BEQZ R3, L3 (not taken) B3 taken if aa=bb i.e. R1=R2=0


Branch <u>B3</u> is <u>correlated</u> with branches B1, B2. If <u>B1, B2 are</u>

both not taken, then B3 will be taken. Using only the behavior


of one branch cannot detect this behavior.

**B3** in this case

Both B1 and B2 Not Taken → B3 Taken



#17 lec # 5 Spring 2023 2-22-2023



#### **Correlating Two-Level Dynamic GAp Branch Predictors**

- Improve branch prediction by looking not only at the history of the branch in question but also at that of other branches using two levels of branch history.
- **Uses two levels of branch history:**

Last m-bit shift register **Branch** 0 =Not taken **Branch History Register (BHR)** 1 = Taken

First level (global):

• Record the global pattern or history of the m most recently executed branches as taken or not taken. <u>Usually an m-bit shift register.</u>

One BHR

Second level (per branch address): 2<sup>m</sup> Pattern History Tables (PHTs)




**PHTs** 

- **→ 2**<sup>m</sup> prediction tables, each table entry has n bit saturating counter.
- **→** The branch history pattern or register (BHR) from first level is used to select the proper branch prediction table in the second level.
- **→** The low N bits of the branch address are used to select the correct prediction entry (predictor) within a the selected table, thus each of the  $2^{m}$  tables has  $2^{N}$  entries and each entry is 2 bits counter.
  - Total number of bits needed for second level =  $2^m x$  n x  $2^N$  bits
- In general, the notation: <u>GAp (m,n) predictor means</u>:
  - Record last m branches to select between 2<sup>m</sup> history tables.

GAp (m,n)


- Each second level table uses n-bit counters (each table entry has n bits).
- Basic two-bit single-level Bimodal BHT is then a (0,2) predictor.

BHR




GAp (m,n) here m=2 n=2 Thus Gap (2, 2)

#20 lec # 5 Spring 2023 2-22-2023




#21 lec # 5 Spring 2023 2-22-2023



	The	action of the	one-bit predictor with o	ne bit of correlati	on, initialized	to not taken/not taken.
d=?	b1 prediction	b1 action	New b1 prediction	b2 prediction	b2 action	New b2 prediction
2	NT/NT	Т	T/NT	NT/ <b>NT</b>	T	NT/T
0	T/NT	NT	T/NT	NT/T	NT	NT/T
2	T/NT	T	T/NT	NT/T	T	NT/T
0	T/NT	NT	T/NT	NT/T	NT	NT/T
	Tw	o level GAp	(1,1)	$lue{C}$	MPF550	- Shaaban
	·				- Shaabah	

m=1

n=1



# MCFarling's gshare Predictor

gshare = global history with index sharing

- McFarling noted (1993) that using global history information might be less efficient than simply using the address of the branch instruction, especially for small predictors.
- He suggests using both global history (BHR) and branch


  address by hashing them together. He proposed using the XOR

  of global branch history register (BHR) and branch address


  since he expects that this value has more information than
  either one of its components. The result is that this mechanism
  outperforms GAp scheme by a small margin.
- This mechanism uses less hardware than GAp, since both branch history (first level) and pattern history (second level) are kept globally.
- The hardware cost for k history bits is  $k + 2 \times 2^k$  bits, neglecting costs for logic.
  - gshare is one of the most widely implemented two level dynamic branch prediction schemes

## gshare Predictor

Branch and pattern history are kept globally. History and branch address are XORed and the result is used to index the pattern history table.



# gshare Performance




# **Hybrid Dynamic Branch Predictors**

(Also known as tournament or combined predictors)

- Hybrid predictors are simply combinations of two (most common) or more branch prediction mechanisms.
- This approach takes into account that different mechanisms may perform best for different branch scenarios.
- McFarling presented (1993) a number of <u>different combinations of two branch prediction mechanisms.</u>
- He proposed to use an additional <u>2-bit counter selector array</u> which serves to <u>select the appropriate predictor for each branch</u>.
- One predictor is chosen for the higher two counts, the second one for the lower two counts. The selector array counter used is updated as follows:
  - 1. If the first predictor is wrong and the second one is right the selector counter used counter is decremented,
  - 2. If the first one is right and the second one is wrong, the selector counter used is incremented.
  - 3. No changes are carried out to selector counter used if both predictors are correct or wrong.

Predictor Selector Array Counter Update

# A Generic Hybrid Predictor




**→** Usually only two predictors are used (i.e. n =2) e.g. As in Alpha, IBM POWER 4 - 9 ...

## MCFarling's Hybrid Predictor Structure

The hybrid predictor contains an additional counter array (selector array) with 2-bit up/down saturating counters. Which serves to select the best predictor to use. Each counter in the selector array keeps track of which predictor is more accurate for the branches that share that counter. Specifically, using the notation P1c and P2c to denote whether predictors P1 and P2 are correct respectively, the selector counter is incremented or decremented by P1c-P2c as shown.

	P1c	P2c	P1c-P2c	
<b>Both wrong</b>	0	0	0	(no change)
P2 correct	0	1	-1	(decrement counter)
P1 correct	1	0	1	(increment counter)
<b>Both correct</b>	1	1	0	(no change)




(Current example implementations: IBM POWER4, 5, 6)

Here two predictors are combined

PC

#29 lec # 5 Spring 2023 2-22-2023

# MCFarling's Hybrid Predictor Performance by Benchmark



# **Processor Branch Prediction Examples**

Processor	Released	Accuracy	Prediction Mechanism
Cyrix 6x86	early '96	ca. 85%	PHT associated with BTB
Cyrix 6x86MX	May '97	ca. 90%	PHT associated with BTB
AMD K5	mid '94	80%	PHT associated with I-cache
AMD K6	early '97	95%	2-level adaptive associated with BTIC and ALU
Intel Pentium	late '93	78%	PHT associated with BTB
Intel P6	mid '96	90%	2 level adaptive with BTB
PowerPC750	mid '97	90%	PHT associated with BTIC
MC68060	mid '94	90%	PHT associated with BTIC
DEC Alpha	early '97	95%	Hybrid 2-level adaptive associated with I-cache
HP PA8000	early '96	80%	PHT associated with BTB
SUN UltraSparc	mid '95	88%int 94%FP	PHT associated with I-cache

S+D: Uses both static (ISA supported) and dynamic branch prediction

<u>S+D</u>

S+D

**PHT = One Level**