Pipelining and Exploiting Instruction-Level Parallelism (ILP)

- Pipelining and Instruction-Level Parallelism (ILP).
- Definition of <u>basic instruction block</u>
- Increasing Instruction-Level Parallelism (ILP) & Size of Basic Block: Or exposing more ILP
 - **→** Using Loop Unrolling

A Static Optimization Technique

In terms of number of instructions in Basic Block

- MIPS Loop Unrolling Example.
- Loop Unrolling Requirements.
- Classification of Instruction Dependencies
 - Data dependencies
 - Name dependencies
 - Control dependencies

(Due to conditional branches)

 \rightarrow

Dependency Analysis Dependency Graphs

In Fourth Edition: Chapter 2.1, 2.2

(In Third Edition: Chapter 3.1, 4.1)

Pipeline Hazard Condition = Dependency Violation

Pipelining and Exploiting Instruction-Level Parallelism (ILP)

- + Such independent instructions can be re-ordered
- <u>Instruction-Level Parallelism (ILP)</u> exists when instructions in a code sequence are independent and thus can be executed in parallel by overlapping.
 - i.e. parallel

 i.e. instruction throughput
 Pipelining increases performance by overlapping the execution of independent instructions and thus exploits ILP in the code.
- Preventing <u>instruction dependency violations (hazards)</u> may result in stall cycles in a pipelined CPU increasing its CPI (reducing performance).
 - The CPI of a real-life pipeline is given by (assuming ideal memory):
 - Pipeline CPI = Ideal Pipeline CPI + Structural Stalls + RAW Stalls + WAR Stalls + WAW Stalls + Control Stalls
- Programs that have <u>more ILP</u> (fewer dependencies) tend to <u>perform</u> <u>better</u> on pipelined CPUs.
 - → More ILP mean fewer instruction dependencies and thus fewer stall cycles needed to prevent instruction dependency violations i.e hazards

 $\label{eq:Dependency Violation} \textbf{Dependency Violation} = \textbf{Hazard}$

In Fourth Edition Chapter 2.1 (In Third Edition Chapter 3.1)

 $T = I \times CPI \times C$

CMPE550 - Shaaban

#2 Spring 2023 lec#3 2-6-2023



Given the following two code sequences with three instructions each:

Higher **ILP**

ADD.D

ADD.D

ADD.D

F2, F4, F6

F10, F6, F8

F12, F12, F14

Dependency Graph

Can Re-order instructions?

The instructions in the first code sequence above have no dependencies between the instructions.

Thus the three instructions are said be independent and can be executed in parallel or in any order (re-ordered).

This code sequence is said to have a high degree of ILP.

No Stalls?

← stalls

Independent or parallel instructions. (no dependencies exist): High ILP

Data

Dependence

Start with an Empty Graph

Lower ILP

ADD.D

ADD.D

ADD.D

F2, F4, F6

Dependency Graph

Can Re-order instructions?

The instructions in the second code sequence above have three data dependencies among them.

Instruction 2 depends on instruction 1

Instruction 3 depends on both instructions 1 and 2

Thus the instructions in the sequence are not independent and cannot be executed in parallel

Thus the three instructions are said be independent and thus can be executed in parallel and their order cannot be changed with causing incorrect execution.

Dependent instructions (three dependencies exist): Lower ILP

This code sequence is said to have a lower degree of ILP. Possibly resulting in more stalls.

More on dependency analysis and dependency graphs later in the lecture

CMPE550 - Shaaban

#3 Spring 2023 lec#3 2-6-2023

Basic Instruction Block

- <u>A basic instruction block</u> is a straight-line code sequence with no branches in, except at the entry point, and no branches out except at the exit point of the sequence.

 | Start of Basic Block | Start o
 - Example: Body of a loop.

End of Basic Block

- The amount of instruction-level parallelism (ILP) in a basic block is limited by instruction dependence present and size of the basic block.

 | The amount of instruction dependence present and size of instructions in block in block block.
 - In typical integer code, dynamic branch frequency is about 15% (resulting average basic block size of about 7 instructions).
- Any static technique that <u>increases the average size of basic blocks</u> which <u>increases the amount of exposed ILP</u> in the code and provide more instructions for static pipeline scheduling (reordering) by the compiler possibly eliminating more stall cycles and <u>thus improves pipelined CPU performance</u>.
 - **Loop unrolling** is one such technique that we examine next

In Fourth Edition Chapter 2.1 (In Third Edition Chapter 3.1)


CMPE550 - Shaaban

Basic

Block

Basic Block Example: Body of A Loop





#5 Spring 2023 lec#3 2-6-2023

Basic Blocks/Dynamic Execution Sequence (Trace) Example

Static Program Order

B

D H

 \mathbf{E}


K

 \mathbf{G}

M

0

← Start




The outcomes of branches determine the basic block dynamic execution sequence, path or <u>trace</u>



Trace: Dynamic Sequence of basic blocks executed

Program Control Flow Graph (CFG)

Dynamic Execution Trace (Path), Determined by outcomes of branches



If all three branches are taken the execution trace will be basic blocks: **ACGO**

NT = Branch Not Taken

T = Branch Taken

Type of branches in this example: "If-Then-Else" branches (not loops)

Average Basic Block Size = 5-7 instructions

CMPE550 - Shaaban

#6 Spring 2023 lec#3 2-6-2023

Increasing Instruction-Level Parallelism (ILP)

- A common way to increase parallelism among instructions is to exploit parallelism among iterations of a loop i.e independent or parallel loop iterations
 - (i.e Loop Level Parallelism, LLP). Or Data Parallelism in a loop
- This is accomplished by unrolling the loop either statically by the compiler, or dynamically by hardware, which increases the size of the basic block present. This resulting larger basic block provides more instructions that can be scheduled or re-ordered by the compiler to eliminate more stall cycles.
 - In this loop every iteration can overlap with any other iteration. Overlap within each iteration is minimal.

Example:

Independent (parallel) loop iterations:

Independent (parallel) loop iterations:
$$\mathbf{x}[\mathbf{i}] = \mathbf{x}[\mathbf{i}] + \mathbf{y}[\mathbf{i}];$$

4 vector instructions:

Load Vector X Load Vector Y Add Vector X, X, Y **Store Vector X**


- In vector machines, utilizing vector instructions is an important alternative to exploit loop-level parallelism,
- Vector instructions operate on a number of data items. The above loop would require just four such instructions.\

(potentially)


MIPS Loop Unrolling Example

For the loop:

Note:
Independent
(parallel)
Loop Iterations



The straightforward MIPS assembly code is given by:



R1 is initially the address of the element with highest address. 8(R2) is the address of the last element to operate on.

Basic block size = 5 instructions

X[] array of double-precision floating-point numbers (8-bytes each)

In Fourth Edition Chapter 2.2 (In Third Edition Chapter 4.1)

Initial value of R1 = R2 + 8000

CMPE550 - Shaaban

#8 Spring 2023 lec#3 2-6-2023

MIPS FP Latency Assumptions Used

In Chapter 2.2 FP EX Cycles = 4

For Loop Unrolling Example

3rd Edition in 4.1

- All FP units assumed to be pipelined.
- The following FP operations latencies are used:

i.e followed immediately by ..

(or Number of Stall Cycles)

e 4 execution	Instruction Producing Result	Instruction Using Result	Latency In Clock Cycles
EX) cycles for FP instructions	FPALU Op	Another FP ALU Op	3
→	FPALU Op	Store Double	2
→	Load Double	FP ALU Op	1
	Load Double	Store Double	0


- Other Assumptions:
- ncn resolved in decode stage,Branch penalty = I cycle | i.e. MIPS Pipeline Version #3

- Full forwarding is used
- Single Branch delay Slot Number of iterations is multiple of 4
- Some potential structural hazards ignored

CMPE550 - Shaaban


In Fourth Edition Chapter 2.2 (In Third Edition Chapter 4.1)

#9 Spring 2023 lec#3 2-6-2023



Early Resolution of Branches And Potential RAW Hazard


Example [For Pipeline Version #3]



One Stall needed
Then Forward


One stall needed even with forwarding due to resolving branch early in ID stage [Needed to prevent RAW Hazard]


Potential Structural Hazards Ignored In Example



2 Stall Cycles Needed (To prevent RAW Data Hazard)

Potential Structural Hazards Ignored In Example





In Fourth Edition Chapter 2.2 (In Third Edition Chapter 4.1)

In branch delay slot

Loop Unrolling Benefits & Requirements

- Loop unrolling improves performance in two ways:
- Larger basic block size: More instructions to schedule and thus possibly more stall cycles are eliminated.

 More ILP exposed due to larger basic block
- **Fewer instructions executed:** Fewer branches and loop maintenance instructions executed
- From the loop unrolling example, the following guidelines where followed:
- → Determine that unrolling the loop would be <u>"most" useful</u> by finding that the <u>loop iterations</u> where <u>independent</u>.
- → Determine that it was legal to move S.D after DADDUI and BNE; find the correct S.D offset.
- → Use different registers (rename registers) to avoid constraints of using the same registers (WAR, WAW). More ISA registers are needed.
- → Eliminate extra tests and branches and adjust loop maintenance code.
- → <u>Determine that loads and stores can be interchanged</u> by observing that they are independent from different loops.
- > Schedule the code, preserving any dependencies needed to give the same result as the original code.

Instruction Dependencies

- Determining instruction dependencies (<u>dependency analysis</u>) is important for pipeline scheduling and to determine the amount of instruction level parallelism (ILP) in the program to be exploited.
- <u>Instruction Dependency Graph:</u> A <u>directed graph</u> where graph <u>nodes</u> represent <u>instructions</u> and <u>graph edges</u> represent instruction <u>dependencies</u>.
- If two instructions are <u>independent</u> or <u>parallel</u> (no dependencies between them exist), they can be executed simultaneously in the pipeline without causing stalls (no pipeline hazards); assuming the pipeline has sufficient resources (no hardware hazards). | + Such instructions can be re-ordered
- Instructions that are <u>dependent are not parallel</u> and cannot be reordered by the compiler or hardware. Otherwise incorrect execution results
 - Instruction dependencies are classified as:
 - Data dependencies (or Flow)
 - Name dependencies (two types: anti-dependence and write dependence)
 - Control dependencies

Name: Register Name or Named Memory Location

Pipeline Hazard = Dependency Violation

(Due to conditional branches)

In Fourth Edition Chapter 2.1 (In Third Edition Chapter 3.1)


(True) Data Dependence

AKA Data Flow Dependence

- Instruction i precedes instruction j in the program sequence or order
- Instruction i produces a result used by instruction j,



- Then instruction j is said to be data dependent on instruction i
- Changing the relative execution order of i, j violates this data dependence and results in in a RAW hazard and incorrect execution.



Instruction Data Dependencies

Given two instructions i, j where i precedes j in program order:

• Instruction j is data dependent on instruction i if:

Data Dependence Chain

Program

Order

- Instruction *i* produces a result used by instruction *j*, resulting in a direct RAW hazard if their order is not maintained, or

- Instruction j is data dependent on instruction k and instruction k is data dependent on instruction i which implies a chain of data dependencies between the instructions.

Example: The arrows indicate data dependencies and point to the dependent instruction which must follow and remain in the original instruction order to ensure correct execution.

i L.D F0, 0 (R1); F0=array element

k ² ADD.D F4, F0, F2; add scalar in F2 j ³ S.D F4,0 (R1); store result

In Fourth Edition Chapter 2.1 (In Third Edition Chapter 3.1)

CMPE550 - Shaaban

Dependency

Graph

Instruction Name Dependencies

- A name dependence occurs when two instructions use (share or have a conflict over) the same <u>register</u> or <u>memory location</u>, called <u>a name</u>.
- No flow of data exist between the instructions involved in the name dependency (i.e. no producer/consumer relationship)
- If instruction *i* precedes instruction *j* in program order then two types of name dependencies can exist:

The Two Types of Name Dependence:

- An <u>anti-dependence</u> exists when j writes to the same register or memory location that instruction i reads (i.e. the same shared name)
 - Anti-dependence violation: Relative read/write order is changed
 - This results in a <u>WAR</u> hazard and thus the relative instruction read/write and execution order must preserved.
- An <u>output or (write) dependence</u> exists when instruction *i* and *j* write to the same register or memory location (i.e. the same shared name)
 - Output-dependence violation: Relative write order is changed
 - This results in a <u>WAW</u> hazard and thus instruction write and execution order must be preserved

In Fourth Edition Chapter 2.1 (In Third Edition Chapter 3.1)


Program

Order

Name: Register or Memory Location

Name Dependence Classification: Anti-Dependence


- Instruction i precedes instruction j in the program sequence or order
- Instruction *i* reads a value from a name (register or memory location)
- Instruction *j* writes a value to the same name (same <u>register</u> or <u>memory location</u> read by i)
- \rightarrow Then instruction j is said to be anti-dependent on instruction i
- Changing the relative execution order of i, j violates this name dependence and results in a WAR hazard and incorrect execution.
- This name dependence can be eliminated by "renaming" the shared name.



Name Dependence Classification:

Output (or Write) Dependence

- $I \longrightarrow J$
- Instruction i precedes instruction j in the program sequence or order
- Both instructions i, j write to the same name (same register or memory location)
- \rightarrow Then instruction j is said to be output-dependent on instruction i
- Changing the relative execution order of i, j violates this name dependence and results in a WAW hazard and incorrect execution.
- This name dependence can also be eliminated by "renaming" the shared name.



Name: Register or Memory Location

if their relative execution order is changed

i.e relative order of write by I and write by J CMPE550 - Shaaban

#21 Spring 2023 lec#3 2-6-2023

For the given MIPS code identify all data and name dependence between instructions and complete the dependency graph

MIPS Code

Start with an Empty Graph

Instruction Dependency graph



Program Order 1 ADD.D F2, F1, F0 2 ADD.D F4, F2, F3 3 ADD.D F2, F2, F4 4 ADD.D F4, F2, F6

True Date Dependence:

2 ADD.D F4, F2, F3 3 ADD.D F2, F2, F4

Output Dependence:

4 ADD.D F4, F2, F6

Anti-dependence:

Start with Instruction 1

MIPS Code

Ø

Instruction Dependency graph



Program Order 1 ADD.D F2, F1, F0
2 ADD.D F4, F2, F3
3 ADD.D F2, F2, F4
4 ADD.D F4, F2, F6


True Date Dependence:

Output Dependence:

Anti-dependence:

Add Instruction 2 to the graph

MIPS Code



Program Order 1 ADD.D F2, F1, F0
2 ADD.D F4, F2, F3
3 ADD.D F2, F2, F4
4 ADD.D F4, F2, F6

True Date Dependence:

(1, 2)


i.e. $1 \longrightarrow 2$

Output Dependence:

Anti-dependence:

Add Instruction 3 to the graph

MIPS Code



- 1 ADD.D F2, F1, F0
- 2 ADD.D F4, F2, F3
- 3 ADD.D F2, F2, F4
- 4 ADD.D F4, F2, F6

True Date Dependence:

- (1,2) (1,3) (2,3)
- i.e. $1 \longrightarrow 2 \quad 1 \longrightarrow 3$ $2 \longrightarrow 3$

Output Dependence:


(1, 3)

i.e. $1 \longrightarrow 3$

Anti-dependence:

(2, 3)

i.e. $2 \longrightarrow 3$



Add Instruction 4 to the graph


Instruction Dependency graph

8 1

. ._____



MIPS Code



True Date Dependence:

$$(1,2)$$
 $(1,3)$ $(2,3)$ $(3,4)$

i.e.
$$1 \longrightarrow 2 \quad 1 \longrightarrow 3$$

 $2 \longrightarrow 3 \quad 3 \longrightarrow 4$

Output Dependence:

$$(1,3)$$
 $(2,4)$

i.e.
$$1 \longrightarrow 3$$
 $2 \longrightarrow 4$

Anti-dependence:

$$(2,3)$$
 $(3,4)$

i.e.
$$2 \longrightarrow 3 \quad 3 \longrightarrow 4$$


What happens if we rename F2 to F8 (destination in instruction 3 and operand in instruction 4) and F4 to F10 in instruction 4?

CMPE550 - Shaaban

#26 Spring 2023 lec#3 2-6-2023

Eliminating Name Dependencies By Register Renaming

MIPS Code



1 ADD.D F2, F1, F0 2 ADD.D F4, F2, F3 3 ADD.D F8, F2, F4

4 ADD.D F10, F8, F6

True Date Dependence:

(1,2) (1,3) (2,3) (3,4)


i.e. $1 \longrightarrow 2 \quad 1 \longrightarrow 3$ $2 \longrightarrow 3 \quad 3 \longrightarrow 4$

Output Dependence:

Anti-dependence:

Instruction Dependence Example

• For the following code identify all data and name dependence between instructions and give the dependency graph —>



True Data Dependence:

Instruction 2 depends on instruction 1 (instruction 1 result in F0 used by instruction 2), Similarly, instructions (4,5)

Instruction 3 depends on instruction 2 (instruction 2 result in F4 used by instruction 3) Similarly, instructions (5,6)

Name Dependence:

Output Name Dependence (WAW):

Instruction 1 has an output name dependence (WAW) over result register (name) F0 with instructions 4 Instruction 2 has an output name dependence (WAW) over result register (name) F4 with instructions 5

Anti-dependence (WAR):

Instruction 2 has an anti-dependence with instruction 4 over register (name) F0 which is an operand of instruction 1 and the result of instruction 4

Instruction 3 has an anti-dependence with instruction 5 over register (name) F4 which is an operand of instruction 3 and the result of instruction 5





Example Code



$$4 \quad L.D \quad F0, -8(R1)$$

Date Dependence:

$$(1,2)$$
 $(2,3)$ $(4,5)$ $(5,6)$


Output Dependence:

(1,4) (2,5)

Anti-dependence:

(2,4) (3,5)

Can instruction 4 (second L.D) be moved just after instruction 1 (first L.D)? If not what dependencies are violated?



just after instruction 4 (second L.D)? How about moving 3 after 5 (the second ADD.D)?

If not what dependencies are violated?

Instruction Dependence Example

No Register Renaming Done

Program Order

In the unrolled loop, using the same registers results in name (green) and data dependencies (red)

Loop: L.D F0, 0 (R1) 1 F4, F0, F2 ADD.D F4, 0(R1) S.D F_0 , -8(R1) L.D F4, F0, F2 ADD.D F4, -8(R1) S.D 6 F0, -16(R1) L.D F4, F0, F2 ADD.D F4,/-16 (R1) S.D 9 FQ, -24 (R1) L.D 10 F4, F0, F2 ADD.D 11 F4, -24(R1)S.D 12 **DADDUI** R1, R1, # -32 13 R1, R2, Loop BNE 14

From The Code to the left:

True Data Dependence (RAW) Examples:

Instruction 2 ADD.D F4, F0, F2 depends on instruction 1 L.D F0, 0 (R1) (instruction 1 result in F0 used by instruction 2) Similarly, instructions (4,5) (7,8) (10,11)

Instruction 3 S.D F4, 0(R1) depends on instruction 2 ADD.D F4, F0, F2 (instruction 2 result in F4 used by instruction 3) Similarly, instructions (5,6) (8,9) (11,12)

Name Dependence (WAR, WAW) Examples

Output Name Dependence (WAW) Examples:

Instruction 1 L.D F0, 0 (R1) has an output name dependence (WAW) over result register (name) F0 with instructions 4, 7, 10

Anti-dependence (WAR) Examples:

between instructions (5, 7) (8, 10)

Instruction 2 ADD.D F4, F0, F2
has an anti-dependence (WAR) with
instruction 4 L.D F0, 0 (R1)
over register (name) F0 which is an operand of instruction 1
and the result of instruction 4
Similarly, an anti-dependence (WAR) over F0 exists

In Fourth Edition Chapter 2.2 (In Third Edition Chapter 4.1)

Name Dependence Removal

Loop unrolling

example

Using Register Renaming

In the unrolled loop, using the same registers results in name (green) and data dependencies (red)

i.e no register renaming done

Loop: L.D F0, 0 (R1)

> F4, F0, F2 ADD.D

F4, 0(R1) S.D

L.D F0, -8(R1)

F4, F0, F2 ADD.D

S.D F4, -8(R1)

F0, -16(R1) L.D

F4, F0, F2 ADD.D

F4, -16 (R1) S.D

 F_0 , -24 (R1) LD

F4, F0, F2 ADD.D

F4, -24(R1)S.D

DADDUI R1, R1, # -32

BNE R1, R2, Loop Renaming the registers used for each copy of the loop body, only true data dependencies remain As was done in

(Name dependencies are eliminated):

Using register renaming

Loop: L.D F0, 0(R1)

> F4, F0, F2 ADD.D

S.D F4, 0(R1)

F6, -8(R1)L.D

F8, F6, F2 ADD.D

F8, -8 (R1) S.D

F10, -16(R1)L.D

F12, F10, F2 ADD.D

F12, -16 (R1) S.D

L.D F14, -24(R1)

F16, F14, F2 ADD.D

F16, -24(R1) S.D

DADDUI R1, R1, # -32

R1, R2,Loop **BNE**

In Fourth Edition Chapter 2.2 (In Third Edition Chapter 4.1) As shown above, name dependencies can be eliminated by "renaming" the shared names (renaming registers in this case, requiring more ISA registers).

CMPE550 - Shaaban

#31 Spring 2023 lec#3 2-6-2023

Control Dependencies

- <u>Control dependence</u> determines the <u>ordering of an instruction with respect to a branch</u> (control) instruction.
- Every instruction in a program <u>except those in the very first basic block</u> of the program is <u>control dependent on some set of branches.</u>
- 1. An instruction which is control dependent on a branch <u>cannot be moved before the branch</u> so that its execution is <u>no longer controlled by the branch</u>.
- 2. An instruction which is <u>not control dependent</u> on the branch <u>cannot be moved</u> so that its execution is <u>controlled by the branch</u> (in the then portion).
 - **→** Both scenarios lead a control dependence violation (control hazard).
- It's possible in some cases to violate these constraints and still have correct execution.
- Example of control dependence in the then part of an if statement:

```
if p1 {

S1; S1 is control dependent on p1
}; S2 is control dependent on p2 but not on p1


If p2 {

Conditional branch

S2; What happens if S1 is moved here?
```

In Fourth Edition Chapter 2.1 (In Third Edition Chapter 3.1)

Control Dependence Violation = Control Hazard



Control Dependence Example

The unrolled loop code with the intermediate branches still in place is shown here.

Branch conditions are complemented here (BEQ instead of BNE, except last one) to allow the fall-through to execute another loop.

BEQ instructions prevent the overlapping of iterations for scheduling optimizations.

(4 <u>basic blocks B0-B3 ea</u>ch 5 instructions)

Due to control dependencies

Moving the instructions requires a change in the control dependencies present.

Removing the intermediate branches changes (removes) the internal control dependencies present increasing basic block size (to 14) and makes more optimizations (reordering) possible.

As seen previously in the loop unrolling example

acmid I D		E0 0 (D1)	
₋oop:	L.D	F0, 0 (R1)	
	ADD.D	F4, F0, F2	
B0	S.D	F4,0 (R1)	
	DADDUI	R1, R1, # -8	
	BEO	R1, R2, exit	
		F6, 0 (R1)	
	ADD.D	F8, F6, F2	
B1	S.D	F8, 0 (R1)	
	DADDUI	R1, R1, #-8	
	BEŎ	R1, R2, exit	
	Pr . [10]	F10, 0 (R1)	
	ADD.D	F12, F10, F2	
B2	s.b	F12,0 (R1)	
	DADDUI	R1, R1, # -8	
	BEQ	R1, R2,exit	
	(ĽD)	F14, 0 (R1)	
	ADD.D	F16, F14, F2	
B3	S.D	F16, 0 (R1)	
	DADDUI	R1, R1, # -8	
	BNE	R1, R2,Loop	

B0 – B3: Basic blocks, 5 instructions each

CMPE550 - Shaaban

exit:

Quiz # 3

On Lecture Notes Set # 3

> Wednesday, February 15