

Coa mcq - 3m xcgc 2

Software Engineering (Lovely Professional University)



Scan to open on Studocu

Computer System Architecture MCQ 01

- 1. RTL stands for:
- a. Random transfer language
- b. Register transfer language
- c. Arithmetic transfer language
- d. All of these
- 2. Which operations are used for addition, subtraction, increment, decrement and complement function:
- a. Bus
- b. Memory transfer
- c. Arithmetic operation
- d. All of these
- 3. Which language is termed as the symbolic depiction used for indicating the series:
- a. Random transfer language
- b. Register transfer language
- c. Arithmetic transfer language
- d. All of these
- 4. The method of writing symbol to indicate a provided computational process is called as a:
- a. Programming language
- b. Random transfer language
- c. Register transfer language
- d. Arithmetic transfer language
- 5. In which transfer the computer register are indicated in capital letters for depicting its function:
- a. Memory transfer **b.** Register transfer
- c. Bus transfer d. None of these
- 6. The register that includes the address of the memory unit is termed as the :
- a. MAR
- b. PC
- c. IR
- d. None of these
- 7. The register for the program counter is signified as
- a. MAR b. PC
- c. IR d. None of these
- 8. In register transfer the instruction register as:
- a. MAR
 - b. PC
- **c. IR** d. None of these
- 9. In register transfer the processor register as:
- a. MAR
- b. PC
- c. IR
- d. RI
- 10. How many types of micro operations:
- a. 2
- b. 4
- c. 6
- d. 8

- 11. Which are the operation that a computer performs on data that put in register:
- a. Register transfer b. Arithmetic
- c. Logical
- d. All of these
- 12. Which micro operations carry information from one register to another:
- a. Register transfer b. Arithmetic
- c. Logical
- d. All of these
- 13. Micro operation is shown as:
- a. R1**→**R2
- b. R1←R2
- c. Both
- d. None
- 14. In memory transfer location address is supplied by____ that puts this on address bus:
- a. ALÚ
- b. CPU
- c. MAR
- d. MDR
- 15. How many types of memory transfer operation:
- a. 1
- b. 2
- c. 3 d.

4

- 16. Operation of memory transfer are:
- a. Read
- b. Write
- c. Both
- d. None
- 17. In memory read the operation puts memory address on to a register known as :
- a. PC
- b. ALU
- c. MAR
- d. All of these
- 18. Which operation puts memory address in memory address register and data in DR:
- a. Memory read
- b. Memory write
- c. Both
- d. None
- 19. Arithmetic operation are carried by such micro operation on stored numeric data available in_____:
- a. Register
- b. Data
- c. Both
- d. None
- 20. In arithmetic operation numbers of register and the circuits for addition at :
- a. ALU
- b. MAR
- c. Both
- d. None
- 21. Which operation are implemented using a binary counter or combinational circuit:
- a. Register transfer **b.**
- r **b.** Arithmetic
- c. Logical
- d. All of these
- 22. Which operation is binary type, and are performed on bits string that is placed in register:
- a. Logical micro operation
- b. Arithmetic micro operation
- c. Both
- d. None

Downloaded by Ketan Mehta (ketanmehta737@gmail.com)

23. A micro operation every bit of a register is a:	33. In organization of a digital system register
a. Constant b. Variable	transfer of any digital system therefore it is called:
c. Both d. None	a. Digital system b. Register
	c. Data d. Register
24. Which operation is extremely useful in	transfer level
serial transfer of data:	
a. Logical micro operation	34. The binary information of source register
b. Arithmetic micro operation	chosen by:
c. Shift micro operation	a. Demultiplexer b. Multiplexer
d. None of these	c. Both d. None
25. Which language specifies a digital system	35. Control transfer passes the function via
	· · · · · · · · · · · · · · · · · · ·
which uses specified notation:	control:
a. Register transfer b. Arithmetic	a. Logic b. Operation
c. Logical d. All of these	c. Circuit d. All of these
26. IR stands for:	36. Register are assumed to use positive-edge-
a. Input representation	triggered:
b. Intermediate representation	a. Flip-flop b. Logics
c. Both d. None	c. Circuit d. Operation
	_
27. HDL stands for:	37. IDE stands for:
a. Human description language	a. Input device electronics
b. Hardware description language	b. Integrated device electronic
c. Hardware description land	c. Both d. None
d. None of these	
	38. ATA stands for:
28. VPCC stands for:	a. Advance technology attachment
a. Variable portable C compiler	b. Advance teach attachment
b. Very portable C compiler	c. Both d. None
c. Both	
d. None	39. The memory bus is also referred as :
	a. Data bus b. Address bus
29. In register transfer which system is a	c. Memory bus d. All of these
sequential logic system in which flip-flops and	
gates are constructed:	40. How many parts of memory bus:
	• 1 0
c. Data d. None	c. 5 d. 6
30. High level language C supports register	41. A three state gate defined as:
transfer technique for application:	a. Analog circuit b. Analog fundamentals
a. Executing b. Compiling	c. Both a&b d. Digital circuit
c. Both d. None	C
	42. In 3 state gate two states act as signals equal to:
31. A counter is incremented by one and memory	a. Logic 0 b. Logic 1
unit is considered as a collection of :	c. None of these d. Both a & b
a. Transfer register b. Storage register	
c. RTL d. All of these	43. In 3 state gate third position termed as high
C. REL G. THEOLUICSC	impedance state which acts as:
32. Which is the straight forward register	^
	•
transfer the data from register to another register	c. None of these d. All of above
temporarily:	
a. Digital system	44. In every transfer, selection of register by bus is
b. Register	decided by:
c. Data	a. Control signal b. No signal
d. Register transfer operations	c. All signal d. All of above

4 =	т-	1	C	• ,	1
45	Every	hit	ot re	egister	has:
	LIVELY	OIL	011		mus.

- a. 2 common line b. 3 common line
- **c. 1 common line** d. none of these

46. DDR2 stands for:

- a. Double data rate 2
- b. Data double rate 2
- c. Dynamic data rate 2
- d. Dynamic double rate 2

47. SDRAM stands for:

- a. System dynamic random access memory
- b. Synchronous dynamic random accessmemory c. Both d. None
- 48. Which is referred as a sequential circuit which contains the number of register as per the protocol:
- a. RTL
- b. RAM
- c. MAR
- d All of these
- 49. Which operation refer bitwise manipulation of contents of register:

a. Logical micro operation

- b. Arithmetic micro operation
- c. Shift micro operation
- d. None of these
- 50. Which symbol will be used to denote an micro operation:
- a. (^)
- b. (v)
- c. Both
- d. None
- 51. which symbol will be denote an AND micro operation:
- **a.** (^) b. (v)
- c. Both d. None
- 52. Which operation are associated with serial transfer of data:
- a. Logical micro operation
- b. Arithmetic micro operation
- c. Shift micro operation
- d. None of these
- 53. The bits are shifted and the first flip-flop receives its binary information from the____:
- a. Serial output
- b. Serial input
- c. Both
- d. None
- 54. How many types of shift micro operation:
- a. 2
- b. 4 c.
- d.
- 55. Which shift is a shift micro operation which is used to shift a signed binary number to the left or right:
- a. Logical b. Arithmetic
- c. Both d. None of these

- 56. Which shift is used for signed binary number:
- a. Logical
- b. Arithmetic
- c. Both
- d. None of these
- 57. Arithmetic left shift is used to multiply a signed number by :
- a. One
- b. Two
- c. Three
- d. All of these
- 58. The variable of _____ correspond to hardware register:
- a. RAM
- b. RTL
- c. ALU
- d. MAR
- 59. In which shift is used to divide a signed number by two:
- a. Logical right-shift
- b. Arithmetic right shift
- c. Logical left shift
- d. Arithmetic left shift
- 60. Shift left is equal to:
- a. multiply by two
- b. add by two
- c. divide by two
- d. subtract by two

- 67. Which are stages of instruction cycle:
- a. Fetch b. Decode
- c. Execute
- d. Derive effective address of the instruction
- e. All of these
- 68. Which instruction are 32 bits long, with extra 16 bits:
- a. Memory reference instruction
- b. Memory reference format
- c. Both d. None of these
- 69. Which is addressed by sign extending the 16-bit displacement to 32-bit:
- a. Memory addressb. Effectivememory address
- c. Both a and b
- d. None of these
- 70. Which are instruction in which two machine cycle are required:
- a. Instruction cycle
- b. Memory reference instruction
- c. Both d. None of these
- 71. Which instruction are used in multithreaded parallel processor architecture:
- a. Memory reference instruction
- b. Memory reference format
- c. Both d. None of these
- 72. Which instruction are arranged as per the protocols of memory reference format of the input file in a simple ASCII sequence of integers between the range 0 to 99 separated by spaces without formatted text and symbols:
- a. Memory reference instruction
- b. Memory reference format
- c. Both
- d. None of these
- 73. _____ is an external hardware event which causes the CPU to interrupt the current instruction sequence:
- a. Input interrupt b. Output interrupt
- **c. Both** d. None of these
- 74. ISR stand for:
- a. Interrupt save routine
- b. Interrupt service routine
- c. Input stages routine
- d. All of these
- 75. Which interrupt services save all the register and flags:
- a. Save interrupt
- b. Input/output interrupt
- c. Service interrupt
- d. All of these

- 76. IRET stand for:
- a. Interrupt enter
- b. Interrupt return
- c. Interrupt delete
- d. None of these
- 77. Which are benefit of input/output interrupt:
- a. It is an external analogy to exceptions
- b. The processor initiates and perform all I/O operation
- c. The data is transferred into the memory through interrupt handler
- d. All of these
- 78. Which are the not causes of the interrupt:
- a. In any single device
- b. In processor poll devices
- c. It is an external analogy to exception
- d. None of these
- 79. Which are the causes of the interrupt:
- a. In any single device
- b. In processor poll devices
- c. In a device whose ID number is stored on the address bus **d.** All of these
- 80. Which are the functioning of I/O interrupt:
- a. The processor organizes all the I/O operation for smooth functioning
- b. After completing the I/O operation the device interrupt the processor
- c. Both d. None of these
- 81. _____with which computers perform is way beyond human capabilities:
- a. Speed b. Accuracy
- c. Storage d. Versatility
- 82. of a computer is consistently:
- a. Speed **b.** Accuracy
- c. Storage d. Versatility
- 83. GIGO stand for:
- a. Garbage-in-garbage-out
- b. Garbage-in garbage-occur
- c. Both d. None of these
- 84. How many basic operations of versatility:
- a. 5 b. 6 **c.** 4 d. 7
- 85. Which are the operation of versatility:
- a. exchange of information with the outside world via I/O device
- b. Transfer of data internally with in the central processing unit
- c. Performs of the basic arithmetic operations
- d. All of these

c. **d.** Assembly code

Binary code

S/380

S/390

S/360

b.

c. d.

-MCQ	11 KNREDI
17. which type of errors are detected by the	e 26. Assembler is a:
assembler:	a. Interpreter
a. syntax error	b. Translator
b. logical error	c. Exchanger
c. run time error	d. None of these
d. none of these	27 A managem controls non-stitions
18. MOVE AX BX in this LINES OF CODE wha	27. A processor controls repetitious t writing of sequence:
type of error is declared:	a. Macro
a. Undeclared identifier MOVE	b. Micro
b. undeclared identifier AX	c. Nano
c. Accept as a command	d. All of these
d. Not look in symbol table	4. 1 4.1 0.2 4.13 00
<u></u>	28. IBM-360 type language is example which
19. In given lines of code MOV AX,BL have	
different type of operands according to assemble	
for 8086 architecture these identifiers must be of:	b. Macro
a. Different type only in byte	c. Both a & b
b. Same type either in word or byte	d. None of these
c. Both a & b	
d. None of these	29 is attached to using macro
	instruction definition:
20. What type of errors are not detected	d a. Name
by assemblers:	b. Definition
a. Syntax error	c. Identifier
b. Run time error	d. All of these
c. Logical error	
d. All of these	30. END of macro definition by:
	a. NAME
21serves as the purpose of documentation	
only:	c. DATA
a. List b. object	d. MEMORY
c. link d. code	
	31. Process of replacing the sequence of lines of
22. An assembler is a utility program tha	
performs:	a. Expanding die macro
a. Isometric translation	b. Expanding tri macro
b. Isomorphic translation	c. Tetra macro
c. Isochoric translation	d. None of these
d. None of these	
	32. A program that links several programs is
23. Assemblers are of 2 types:	called:
a. 1 pass	a. Linker
b. 2 pass	b. Loader
c. both a & b	c. Translator
d. none of these	d. None of these
24. CP/CMS assembly language was written in	n 33. address is not assigned by linker:
assembler:	a. Absolute
a. S/340 b. S-350	b. Relative
c. S/320 d. S/360	c. Both a & b
5. 5/520 W 5/600	d. None of these
25. ASM-H widely usedassembler: a. S/370	a. Mone of these

48. which are of the following modern assemblers:	56. SPARC stands for:
a. MIPS	a. Scalable programmer architecture
b. Sun SPARC	b. Scalable processor architecture
c. HP PA-RISC	c. Scalable point architecture
d. x86(x64)	d. None of these
e. all of these	57. Full form of MIPS assembler is:
49. How many types of loop control structures in C	a. Microprocessor without interlocked
language:	pipeline stage
	b. Microprocessor with interlocked pipeline
a. 4	stage
b. 5	c. Both a & b
c. 2	d. None of these
d. 3	58 statement block is executed atleast
50 T	once for any value of the condition:
50. Types of loop control statements are:	a. For statement
P 1	b. Do-while statement
a. For loop	c. While statement
b. While loop	d. None of these
c. Do-while loop	
d. All of these	59statement is an unconditional
	transfer of control statement:
51. <initial value=""> is which initializes the</initial>	a. Goto
value of variable:	b. Continue
	c. Switch
a. Assignment expression	d. All of these
b. Condition value	
c. Increment/decrement	60. In Goto statement the place to which control is
d. None of these	transferred is identified by a statement:
50 TH 0	a. Label
52. The format "%8d" is used to print	b. Display
values in a line:	c. Break
a. 11	d. None of these
b. 10	
c. 9	61. The continue statement is used to transfer the
d. 12	control to the of a statement block in a
52 ×0 17: 5 : 1:1	loop:
53. <condition> is aexpression which</condition>	a. End
will have value true or false:	b. Beginning
a. Relational	c. Middle
b. Logical	d. None of these
c. Both a & b	(2) TI
d. None of these	62. The statement is used to transfer
74 J 6 1 1 C 11	the control to the end of statement block in a loop:
54. <increment> is the value of variable</increment>	
which will be added every time:	a. Continue
a. Increment	b. Break
b. Decrement	c. Switch
c. Expanding	d. Goto
d. None of these	62 function is1 to to
55 in the statement life 1 CC 1 1	63function is used to transfer the
is the statement block of for loop lies	control to end of a program which uses one
inside block of another for loop:	argument() and takes value is zero for
a. Nested for loop	termination and non-zero fortermination:
b. Nested while loop	a. Exit(),normal, abnormal
c. Nested do-while loop	b. Break, normal, abnormal
d. None of these	c. Both a & b
	d. None of these

a.

b.

c. d. Mouse

Scanner

Monitor

Keyboard

Local and subroutine

Global and main

Global and subroutine

b.

c.

d.

137. The function of these microinstructions	145. A computer having writable control
is to issue the micro orders to:	memory is known as:
a. CPU	a. Static micro programmable
b. Memory	b. Dynamic micro programmable
c. Register	c. Both a & b
d. Accumulator	d. None of these
100	The control memory contains a set of
138. Micro-orders generate the	words where each word is:
address of operand and execute instruction and	
prepare for fetching next instruction from the main	a. Microinstruction
memory:	b. Program
a. Physical	c. Sets
b. Effective	d. All of these
c. Logical	
d. all of above	147. During program execution content of
	main memory undergo changes and, but control
139. Which of the following 2 task are	memory has microprogram:
performed to execute an instruction by MCU:	, <u></u>
a. Microinstruction execution	a. Static
b. Microinstruction sequencing	b. Dynamic
c. Both a & b d. None of these	c. Compile time
d. None of these	d. Fixed
140. What is the purpose of microinstruction	u. PIACU
executions:	148. What happens if computer is started:
a. Generate a control signal	a. It executes "CPU" microprogram which is
b. Generate a control signal to compile	sequence of microinstructions stored in ROM
c. Generate a control signal to execute	b. It executes "code" microprogram which is
d. All of these	sequence of microinstructions stored in ROM
	c. It executes "boot" microprogram which is
141. Which microinstruction provide next	sequence of microinstructions stored in ROM
instruction from control memory:	d. It executes "strap loader" microprogram
a. Microinstruction execution	which is sequence of microinstructions stored in
b. Microinstruction Buffer	ROM
c. Microinstruction decoder	
d. Microinstruction Sequencing	149. Control memory is part of that
	has addressable storage registers and used as
142. Which are the following components of	temporary storage for data:
microprogramed units to implement control	- -
process:	a. ROM
a. Instruction register	b. RAM
b. Microinstruction address generation	c. CPU
c. Control store microprogram memory	d. Memory
d. Microinstruction Buffer	<u></u> 11101111
e. Microinstruction decoder	150. How many modes the address in control
f. All of these	memory are divided:
i. All vi these	memory are divided.
143. Microcodes are stored as firmware in	a. 2
173. WHOTOCOGES ARE STOLED AS HITHWARE III	a. 2 b. 3
Momowy shing h Desistens	
a. Memory chips b. Registers	c. 5
c. accumulators d. none of these	d. 7
144. A control memory is stored in	151. which of the following is interrupt mode:
ş <u>———</u>	151. which of the following is interrupt mode:
some area of memory:	
	a Took mada
a. Control instruction	a. Task mode
a. Control instructionb. Memory instruction	b. Executive mode

- 152. Mode of addresses in control memory are:
- a. Executive mode
- b. Task mode

COA-MCQ

- c. Both a & b
- d. None of these
- 153. Addresses in control memory is made by for each register group:
- a. Address select logic
- b. Data select logic
- c. Control select logic
- d. All of these
- 154. There are how many register groups in control memory:
- a. 3
- b. 5
- c. 6
- d. 8
- 155. What type of circuit is used by control memory to interconnect registers:
- a. Data routing circuit
- b. Address routing circuit
- c. Control routing circuit
- d. None of the these
- 156. Which memory is used to copy instructions or data currently used by CPU:
- a. Main memory
- b. Secondary memory
- c. Cache memory
- d. None of these
- 157. Copy of instruction in cache memory is known as:
- a. Execution cache
- b. Data cache
- c. Instruction cache
- d. All of these
- 158. Copy of data in cache memory is called:
- a. Data cache
- b. Execution cache
- c. Address cache
- d. Control cache
- 159. What are 2 advantages of cache memory:
- a. Reduction of average access time for CPU memory
- b. Reduction of bandwidth of available memory of CPU
- c. Both a & b
- d. None of these

- 160. On what method search in cache memory used by the system:
- a. Cache directing
- b. Cache mapping
- c. Cache controlling
- d. Cache invalidation
- 161. _____process starts when a cpu with cache refers to a memory:
- a. Main memory
- b. External memory
- c. Cache
- d. All of these
- 162. When cache process starts hit and miss rate defines in cache directory:
- a. during search reads
- b. during search writes
- c. during replace writes
- d. during finding writes
- 163. In cache memory hit rate indicates:
- a. Data from requested address is not available
- b. Data from requested address is available
- c. Control from requested address is available
- d. Address from requested address is not available
- 164. In cache memory miss rate indicates:
- a. Availability of requested data
- b. Availability of requested address
- c. Non-Availability of requested data
- d. Non-Availability of requested address
- 165. Which 3 areas are used by cache process:
- a. Search, updating, invalidation
- b. Write, updating, invalidation
- c. Search, read, updating
- d. Invalidation, updating, requesting
- 166. Updating writes to cache data and also to
- a. Directories
- b. Memory
- c. Registers
- d. Folders
- 167. Invalidation writes only to____ and erases previously residing address in memory:
- a. Folders
- b. Memory
- c. Directory
- d. Files

a.

c.

e. f.

CAR

DAR

c.

d.

Address register b.

d. Memory of 2K,16 bits/word RAM

Data register

Multiplexers

Program counter

All of these

Accumulator register

201. Outputs of instruction/data path in CU are: a. Reg R/W b. Load/Reg-Reg c. ALU function select d. Load control e. Read control f. IR Latch g. JUMP/Branch/Next PC h. All of these 202. One last bit of control output is for control of state: a. Minor b. Major	212dependence over op-code in C: a. Load register b. Load Reg/Reg c. Only Load d. None of these 213. Full form of PLA in CU: a. Programable Logic Array b. Programs Load Array c. Programmable Logic Accumulator
c. Mixer d. None of these	d. all of these
203. Following are 4 major states for 'load' are:	Which are tasks for execution of CU or MCU:
a. Fetch b. Decode c. Memory d. Write back e. All of these	 a. Microinstruction execution b. Microinstruction sequencing c. Both a & b d. None of these
204. Jump has 3 major states are: a. Fetch b.Decode c.Completed.All of these	215. Branching is implemented by depending on output of:
205 state keeps track of position related to execution of an instruction:	a. CD b. RG c. CC d. CR
a. Major b. Minor c. Both a & bd. None of these	216. Who determine under what conditions the branching will occur and when:
206. An instruction always starts with state:	 a. By combination of CD and BT b. By combination of CD and BR c. By combination of CD and CR d. By combination of TD and BR
a. 1 b. 2 c. 3 d. 0	217. The character U is used to indicate:
207. Decoding of an instruction in RISC architecture means decision on working of control unit for:a. Remainder of instructions	 a. Undefined transfers b. Unfair transfers c. Unconditional transfers d. All of these
b. Divisor of instructionsc. Dividend of instructions d. None	218. Which field is used to requests for
	branching:
208. Which control is used during starting of	a. DR b. CR
instruction cycle: a. Write b. Read c. R/W	c. TR d. BR
d. None of these	219. which field is used to determine what
	type of transfer occurs:
209function select takes op code in	a. CR b. SR
IR translating to function of ALU and it may be compact binary code or one line per ALU:	c. BR d. MR
a. ALUb. CPU c.Memory d. Cache	220. Source statements consist of 5fields in microinstruction source code are:
210is dependent on instruction type in CU:	a. Lableb. Micro-ops
a. Jump b. Branch	c. CD-spec
c. NextPC d. All of these	d. BR-spec
211. dependent on instruction and	e. Address f. All of these
major state and also comes in starting of data fetch	i. Im of these
state as well as write back stage in CU:	
a. Register readb. Register writec. Register R/Wd. All of these	

- 67. Which operation is used to shift the content of an operand to one or more bits to provide necessary variation:
- a. Logical and bit manipulation
- b. Shift manipulation
- c. Circular manipulation
- d. None of these
- 68. is just like a circular array:
- a. Data
- b. Register
- c. ALU
- d. CPU
- 69. Which control refers to the track of the address of instructions:
- a. Data control
- b. Register control
- c. Program control
- d. None of these
- 70. In program control the instruction is set for the statement in a:
- a. Parallel
- b. Sequence
- c. Both
- d. None
- 71. How many types of unconditional jumps used in program control are follows:
- a. 1
- b. 2
- c. 3
- d. 4
- 72. Which are unconditional jumps used in program control are follows:
- a. Short jump
- b. Near jump
- c. Far jump
- d. All of these
- 73. Which instruction is used in program control and used to decrement CX and conditional jump:
- a. Loop
- b. Shift manipulation
- c. Circular manipulation
- d. None of these

- 74. Which is always considered as short jumps:
- a. Conditional jump
- b. Short jump
- c. Near jump
- d. Far jump
- 75. Who change the address in the program counter and cause the flow of control to be altered:
- a. Shift manipulation
- b. Circular manipulation
- c. Program control instruction
- d. All of these
- 76. Which is the common program control instructions are:
- a. Branch
- b. Jump
- c. Call a subroutine
- d. Return
- e. All of these
- f. None of these
- 77. Which is a type of microprocessor that is designed with limited number of instructions:
- a. CISC
- b. RISC
- c. Both
- d. None
- 78. SMP Stands for:
- a. System multiprocessor
- b. Symmetric multiprocessor
- c. Both
- d. None
- 79. UMA stands for:
- a. Uniform memory access
- b. Unit memory access
- c. Both
- d. None
- 80. NUMA stands for:
- a. Number Uniform memory access
- b. Not Uniform memory access
- c. Non Uniform memory access
- d. All of these
- 81. SIMD stands for:
- a. System instruction multiple data
- b. Single instruction multiple data
- c. Symmetric instruction multiple data
- d. Scale instruction multiple data

- 82. MIMD stands for:
- a. Multiple input multiple data
- b. Memory input multiple data
- c. Multiple instruction multiple data
- d. Memory instruction multiple data
- 83. HLL stands for:
- a. High level languages
- b. High level line
- c. High level logic
- d. High level limit
- 84. Which is a method of decomposing a sequential process into sub operations:
- a. Pipeline
- b. CISC
- c. RISC
- d. Database
- 85. How many types of array processor:
- a. 1
- **b**. 2
- c. 3
- d. 4
- 86. Which are the types of array processor:
- a. Attached array processor
- b. SIMD array processor
- c. Both d. None
- 87. Which are the application of vector processing:
- a. Weather forecasting
- b. Artificial intelligence
- c. Experts system d. Images processing
- e. Seismology
- f. Gene mapping
- g. Aerodynamics
- All of these
- i. None of these
- 88. Which types of jump keeps a 2_byte instruction that holds the range from- 128to127 bytes in the memory location:
- a. Far jump
- b. Near jump
- c. Short jump
- d. All of these
- 89. Which types of register holds a single vector containing at least two read ports and one write ports:
- a. Data system
- b. Data base
- c. Memory
- d. Vector register
- 90. Parallel computing means doing several takes simultaneously thus improving the performance of the_____:
- a. Data system
- b. Computer system
- c. Memory
- d. Vector register

- 91. Which is used to speed-up the processing:
- a. Pipeline
- b. Vector processing
- c. Both
- d. None
- 92. Which processor is a peripheral device attached to a computer so that the performance of a computer can be improved for numerical computations:
- a. Attached array processor
- b. SIMD array processor
- c. Both
- d. None
- 93. Which processor has a single instruction multiple data stream organization that manipulates the common instruction by means of multiple functional units:
- a. Attached array processor
- b. SIMD array processor
- c. Both
- d. None
- 94. Which carry is similar to rotate without carry operations:
- a. Rotate carry
- b. Rotate through carry
- c. Both
- d. None
- 95. In the case of a left arithmetic shift , zeros are Shifted to the _____:
- a. Left
- b. Right
- c. Up
- d. Down
- 96. In the case of a right arithmetic shift the sign bit values are shifted to the____:
- a. Left
- b. Right
- c. Up
- d. Down

Computer System Architecture MCQ 0	Computer	System	Architecture	MCO	05
------------------------------------	----------	--------	---------------------	------------	----

	9. How many system of arithmetic, which are
1. A number system that uses only two digits, 0	often used in digital system:
· · · · · · · · · · · · · · · · · · ·	often asea in digital system.
and 1 is called the:	
a. Octal number system	a. 5
b. Binary number system	b. 6
c. Decimal number system	c. 3
d. Hexadecimal number system	d. 4
J	
O T 1'1	10 111 1 1 1 1 1 1 1 1 1 1 1
2. In which computers, the binary number are	10. Which are the system of arithmetic, which are
represented by a set of binary storage device such	often used in digital system:
as flip flop:	
	· ·
a. Microcomputer	b. Decimal digit
b. Personal computer	c. Hexadecimal digit
•	- Control of the cont
c. Digital computer	d. Octal digit
d. All of these	e. All of these
2 A himagy number can be converted into	11 In any greatens there is an ordered set of
3. A binary number can be converted into	11. In any system, there is an ordered set of
•	symbols also known as :
a. Binary number	a. Digital
	<u> </u>
b. Octal number	b. Digit
c. Decimal number	c. Both
d. Hexadecimal number	d. None of these
d. Hexadecimal number	d. None of these
4. Which system is used to refer amount of	12. Which is general has two parts in number
things:	-
	system:
a. Number system	a. Integer
b. Number words	b. Fraction
c. Number symbols	
d. All of these	d. None of these
5 and made with some ment of hodes	12 MCD stand for
5are made with some part of body,	13. MSD stand for:
usually the hands:	
•	a. Most significant digit
N11-	
a. Number words	b. Many significant digit
b. Number symbols	c. Both a and b
c. Number gestures	d. None of these
	d. None of these
d. All of these	
	14. LSD stand for:
6. are marked or written down:	T
a. Number system	b. Least significant digit
b. Number words	c. Loss significant digit
	e e
c. Number symbols	d. None of these
d. Number gestures	
-	15. The and of a number is
7 A number growth at its salted -	
7. A number symbol is called a:	defined as the number of different digits which can
	occur in eachposition in the system:
a. Arabic numerals	a. Base
b. Numerals	b. Radix
c. Both	c. Both
d. None of these	d. None of these
u. INOIRE OF THESE	d. INDIE OF HIESE
8. 0,1,2,3,4,5,6,7,8 and 9 numerals are called:	16. Which system has a base or radix of 10:
	a Pinary digit
a. Arabic numerals	a. Binary digit
b. String numerals	a. Binary digitb. Hexadecimal digit
b. String numerals	b. Hexadecimal digit
b. String numeralsc. Digit numerals	b. Hexadecimal digitc. Decimal digit
b. String numerals	b. Hexadecimal digit

- 32. Each device represent:
- a. 1 bit
- b. 2 bit
- c. 3 bit
- d. 4 bit
- 33. A 0 in the sign bit represents a and a 1 in the sign bit represents a
- a. Positive number
- b. Negative number
- c. Both
- d. None of these
- 34. How many main sign number binary codes are used:
- a 4
- o. 5 c.
- 3 d.
- 35. Which are the types of binary codes number:
- a. Sign magnitude
- b. 1's complement code
- c. 2's complement code
- d. All of these
- 36. How many types of addition in the 2's complement system:
- a. 3
- b. 4
- c. 5
- d. 6
- 37. Which are the types of addition in the 2's complement system:
- a. Both number positive
- b. A Positive number and a smaller negative number
- c. A negative number and a smaller positive number
- d. Both number negative
- e. All of these
- 38. How many important ideas to notice about these odometer readings:
- a. 1 **b. 2** c. 3 d. 4
- 39. Which are the types of important ideas to notice about these odometer readings:
- a. The MSB is the sign bit :0 for a +sign and 1 for a sign
- b. The negative number represent the 2's complement of the positive number
- **c. Both** d. All of these
- 40. Which is an algorithm or techniques used to multiply two numbers:
- a. Addition algorithm
- b. Subtraction algorithm
- c. Multiplication algorithm

- d. All of these
- 41. Which algorithm are used depending on the size of the numbers:
- a. Simple algorithm
- b. Specific algorithm
- c. Both
- d. None of these
- 42. Which algorithm is named after Volker Strassen:
- a. Strassen algorithm
- b. Matrix algorithm
- c. Both
- d. None of these
- 43. Strassen algorithm was published in
- a. 1967
- b. 1969
- c. 1987
- d. 1980
- 44. Which algorithm is used for matrix multiplication:
- a. Simple algorithm
- b. Specific algorithm
- c. Strassen algorithm
- d. Addition algorithm
- 45. Which algorithm is a divided and conquer algorithm that is asymptotically faster:
- a. Simple algorithm
- b. Specific algorithm
- c. Strassen algorithm
- d. Addition algorithm
- 46. Which method required 8 multiplication and 4 addition:
- a. Multiplication
- b. Usual multiplication
- e. Both d. None of these
- 47. Which algorithm is a multiplication algorithm which multiplies two signed binary numbers in 2's complement notation:
- a. Usual multiplication
- b. Booth's multiplication
- c. Both d. None of these
- 4. Which algorithm includes repeated addition of two predetermined values A and S to a product P and then performs a rightward arithmetic shift on P:
- a. Booth's algorithm
- b. Usual algorithm
- c. Multiplication algorithm
- d. None of these

b.

c.

d.

Decimal-triplet method

Octal-triplet method

All of these

Divided-by-two-method

b.

c.

d.

Both

None of these

Number

Mantissa

c. **d.**

power of sixteen: a. Binary b. Hexadecimal	77. The second part of floating point designates the position of the decimal point and is called:
c. Octal d. None of these	a. Mantissa b. Binomial
c. Cour d. Hone of these	c. Octal d. Exponent
68. Which number are used extensively in	c. Cemi u. Exponent
microprocessor work:	78. The fixed point mantissa may be
a. Octal b. Hexadecimal	or :
c. Both d. None of these	a. Fraction b. Integer
	c. Both d. None of these
69. Which number is formed from a binary number	7. - 1. - 1
by grouping bits in groups of 4-bit each starting at	79. The number of bit required to
the binary point:	express and are determined by
a. Binary b. Octal	the accuracy desired from the computing system:
c. Decimal d. Hexadecimal	a. Exponent b. Mantissa
	c. Both d. None f these
70. Which number system has a base of 16:	
a. Binary number system	80. Which part is not physically indicated in the
b. Octal number system	register:
c. Decimal number system	a. Binary b. Decimal
d. Hexadecimal number system	c. Octal d. None of these
71. Counting in hex, each digit can be increment	81. The exponent contains the decimal number :
from :	a. +05 b. +03
a. 0 to F b. 0 to G	c. + 04 d. +07
c. 0 to H d. 0 to J	3. 7
	82. The first or the integer part is known
72. Which number can be converted into binary	as :
numbers by converted each hexadecimal digit to 4	a. Exponent b. Integer
bits binary equivalent using the code:	c. Binomial d. None of these
a. Binary number b. Decimal number	
c. Octal number d. Hexadecimal number	83. How many bits of mantissa:
	a. 4 b. 8
73. One way to convert from decimal to	c. 10 d. 16
hexadecimal is the:	
a. Double dabble method	84. How many bit of exponent:
b. Hex dabble method	a. 4 b. 6
c. Binary dabble method	c. 8 d. 10
d. All of these	
	85. Which number is said to be normalized if the
74. Binary numbers can also be expressed in this	more significant position of the mantissa contains a
same notation byrepresentation:	non zero digit:
a. Floating point	a. Binary point number
b. Binary point	b. Mantissa point number
c. Decimal point	c. Floating point number
d. All of these	d. None of these
75. How many parts of floating point	86. Which operation with floating point numbers
representation of a number consists:	are more complicated then arithmetic operation
a. 4 b. 2 c. 3 d. 5	with fixed point number:
	a. Logical operation
76. The first part of floating point represents a	b. Arithmetic operation
	<u>-</u>
signed fixed point number called:	c. Both
	c. Bothd. None of these

Computer System Architecture MCQ 06

- 1. Which is an important data transfer technique:
- a. CPU
- b. DMA
- c. CAD
- d. None of these
- 2. Which device can be thought of as transducers which can sense physical effects and convert them into machine-tractable data:
- a. Storage devices
- b. Peripheral devices
- c. Both
- d. None
- 3. Which devices are usually designed on the complex electromechanical principle:
- a. Storage devices
- b. Peripheral devices
- c. Input devices
- d. All of these
- 4. Which disk is one of the important I/O devices and its most commonly used as permanent storage devices in any processor:
- a. Hard disk
- b. Optical disk
- c. Magneto disk
- d. Magneto Optical disk
- 5. In storage devices PC have hard disk having capacities in the range of :
- a. 12GB to 15GB
- b. 15GB to 20GB
- c. **20GB to 80GB**
- d. 80GB to 85GB
- 6. Which disk is a 3.5-inch diskette with a capacity of 1.44MB:
- a. Soft disk
- b. Floppy disk
- c. Both
- d. None
- 7. Which has a large storage capacity of 2 to8GB:
- a. Magnetic tape
- b. Magnetic disk
- c. Soft disk
- d. Floppy disk

- 8. Which disk read the data by reflecting pulses of laser beams on the surface:
- a. Magnetic disk
- b. Soft disk
- c. Floppy disk
- d. Optical disk
- 9. Data access time of optical disk varies from 200 to 350minutes with transfer rate of :
- a. 130KB/s to 400KB/s
- b. 130KB/s to 500KB/s
- c. 150KB/s to 600KB/s
- d. 150KB/s to 800KB/s
- 10. NAND type flash memory data storage devices integrated with a _____ interface:
- a. ATM
- b. LAN
- c. USB
- d. DBMS
- 11. Which disk is based on the same principle as the optical disk:
- a. Optical disk
- b. Magnetic disk
- c. Magneto-optical disk
- d. All of these
- 12. WAN stands for:
- a. Wide area network
- b. Word area network
- c. World area network
- d. Window area network
- 13. The human-interactive I/O devices can be further categorized as____:
- a. Direct
- b. Indirect
- c. Both
- d. None
- 14. I/O devices are categorized in 2 parts are:
- a. Character devices
- b. Block devices
- c. Numeral devices
- d. Both a & b
- 15. UART stands for:
- a. Universal asynchronization receiver/transmitter
- b. Universal asynchronous

receiver/transmitter

- c. United asynchronous receiver/transmitter
- d. Universal automatic receiver/transmitter

49. DAC stands for:	
a. Digital to analog converter	56. In devices, controller is used for :
b. Analog to digital converter	a Buffering the data
c. Only digital converter	b. Manipulate the data
d. Only analog converter	c. Calculate the data
, ,	d. Input the data
50. In text to speech, speech is synthesized using	1
lookup table of and these clubbed together	57. By which signal flow of traffic between
to form :	internal and external devices is done:
	a. Only control signal
a. Phonemes, Words	b. Only timing signal
b. Phonemes, Sentences	c. Control and timing signal
c. Character, Phonemes	d. None of these
d. Word, Character	58. In devices 2 status reporting signals are:
Troing Character	co. In actions 2 stands reporting signals are:
51. interface is an entity that controls data	a. BUSY
transfer from external device, main memory and or	b. READY
CPU registers:	c. Both a & b
	d. None of these
a. I/O interface	
b. CPU interface	59. I/O module must recognize a address
c. Input interface	for each peripheral it controls:
d. Output interface	Tot won por provide to control.
	a. Long
52. The operating mode of I/O devices is	b. Same
for different device:	c. Unique
	d. Bigger
a. Same	u. 2.880
b. Different	60. Each interaction b/w CPU and I/O module
c. Optimum	involves:
d. Medium	mitories.
a. Modium	a. Bus arbitration
53. To resolve problems of I/O devices there is a	b. Bus revolution
special hardware component between CPU	c. Data bus
and to supervise and synchronize all input	d. Control signals
output transfers:	w
1	61. Which are 4 types of commands received by
a. Software	an interface:
b. Hardware	a. Control, status, data output, data input
c. Peripheral	b. Only data input
d. None of these	c. Control, flag, data output, address arbitration
	d. Data input, data output, status bit, decoder
54. I/O modules are designed with aims to:	F , F , . ,
a. Achieve device independence	62. Two ways in which computer buses can
b. Handle errors	communicate with memory in case of I/O devices
c. Speed up transfer of data	by using:
d. Handle deadlocks	a. Separate buses for memory and I/O device
e. Enable multi-user systems to use dedicated	b. Common bus for memory and I/O device
device	c. both a & b
f. All of these	d. none of these
55. IDE is a controller:	63. There are 2 ways in which addressing can be
	done in memory and I/O device:
a. Disk	a. Isolated I/O
b. Floppy	b. Memory-mapped I/O
c. Hard	c. Both a & b
d. None of these	d. None of these

d.

Decoder independent

A-MCQ	40 KNRED
 64. Advantages of isolated I/O are: a. Commonly usable b. Small number of I/O instructions c. Both a & b d. None of these 	72. All the operations in a digital system are synchronized by a clock that is generated by: a. Clock b. Pulse c. Pulse generator
(5 In addressing technique compute	d. Bus
65. In addressing technique separate address space is used for both memory and I/O	73. Asynchronous means:
device:	a. Not in step with the elapse of address
a. Memory-mapped I/O	b. Not in step with the elapse of control
b. Isolated I/O	c. Not in step with the elapse of data
c. Both a & b	d. Not in step with the elapse of time
d. None of these	
	74is a single control line that informs
is a single address space for storing	destination unit that a valid is available on the bus:
both memory and I/O devices:	a. Strobe
a. Memory-mapped I/Ob. Isolated I/O	b. Handshakingc. Synchronous
c. Separate I/O	c. Synchronous d. Asynchronous
d. Optimum I/O	d. Asylicinolous
a. Optimali i o	75. What is disadvantage of strobe scheme:
67. Following are the disadvantages of memory-	a. No surety that destination received data
mapped I/O are:	before source removes it
a. Valuable memory address space used up	b. Destination unit transfer without knowing
b. I/O module register treated as memory	whether source placed data on data bus
addresses	c. Can't said
c. Same machine intersection used to access	d. Both a & b
both memory and I/O device d. All of these	76. In technique has 1 or more control
d. All of these	76. In technique has 1 or more control signal for acknowledgement that is used for
68. Who determine the address of I/O interface:	intimation:
a. Register select	a. Handshaking
b. Chip select	b. Strobe
c. Both a & b	c. Both a & b
d. None of these	d. None of these
69. 2 control lines in I/O interface is:	77. The keyboard has a asynchronous
a. RD, WR	transfer mode:
b. RD,DATA	a. Parallel
c. WR, DATA	b. Serial
d. RD, MEMORY	c. Optimum
	d. None
70. In I/O interface RS1 and RS0 are used for	
selecting:	78. Intransfer each bit is sent one after the
a. Memory	another in a sequence of event and requires just one
b. Register	line:
c. CPU d. Buffer	a. Serialb. Parallelc. Both a & bd. None of these
d. Builei	c. Both a & o d. None of these
71. If CPU and I/O interface share a common bus	79. Modes of transfer b/w computer and I/O device
than transfer of data b/w 2 units is said to be:	are:
a. Synchronous	a. Programmed I/O
b. Asynchronous	b. Interrupt-initiated I/O
c. Clock dependent	c. DMA

d.

e.

All of these

Dedicated processor such as IOP and DCP

COMPUTER ORGANIZATION AN

- 95. _____interrupt method uses a register whose bits are set separately by interrupt signal for each device:
- a. Parallel priority interrupt
- b. Serial priority interrupt
- c. Both a & b
- d. None of these
- 96. _____register is used whose purpose is to control status of each interrupt request in parallel priority interrupt:
- a. Mass
- b. Mark
- c. Make
- d. Mask
- 97. The ANDed output of bits of interrupt register and mask register are set as input of:
- a. Priority decoder
- b. Priority encoder
- c. Priority decoder
- d. Multiplexer
- 98. Which 2 output bits of priority encoder are the part of vector address for each interrupt source in parallel priority interrupt:
- a. **A0 and A1**
- b. A0 and A2
- c. A0 and A3
- d. A1 and A2
- 99. What is the purpose
- 100. of A0 and A1 output bits of priority encoder in parallel priority:
- a. Tell data bus which device is to entertained and stored in VAD
- b. Tell subroutine which device is to entertained and stored in VAD
- c. Tell subroutine which device is to entertained and stored in SAD
- d. Tell program which device is to entertained and stored in VAD
- 101. When CPU invokes a subroutine it performs following functions:
- a. Pushes updated PC content(return address) on stack
- b. Loads PC with starting address of subroutine
- c. Loads PC with starting address of ALU
- d. Both a & b
- 102. DMAC stands for:
- a. Direct memory access controller
- b. Direct memory accumulator controller
- c. Direct memory access content
- d. Direct main access controller
- 103. IOP stands for:

- a. Input output processor
- 104. DCP stands for:
- a. Data communication processor
- 105. Which may be classified as a processor with the direct memory access capability that communicates with I/O devices:
- a. DCP
- b. **IOP**
- c. Both
- d. None
- 106. The processor that communicates with remote terminals like telephone or any other serial communication media in serial fashion is called
- a. DCP
- b. IOP
- c. Both
- d. None
- 107. Instruction that are used for reading from memory by an IOP called _____:
- a. Commands
- Block diagram
- c. Interrupt
- d. None of these
- 108. Data communication with a remote device a special data communication is used :
- a. Multiprocessor
- b. Serial communication
- c. DCP
- d. IOP
- 109. CRC stands for:
- a. Cyclic redundancy check
- 110. Which is used for synchronous data, PID is process ID, followed by message, CRC code and EOP indicating end of block:
- a. DCP
- b. CRC
- c. IOP
- d. SYNC
- 111. Which is commonly used in high –speed devices to realize full efficiency of communication link:
- a. Transmission
- b. Synchronous communication
- c. Multiprocessor
- d. All of these

13.104	,
112. Multiprocessor use than two CPUs assembled in single system unit: a. One or More	120. The memory capacity in system is considered because the connecting processors are used:
b. Two or More	
c. One or One	a. Network
d. Two or Two	b. Internet
	c. Intranet
113. Which refers the execution of various	d. None of these
	d. Profile of these
software process concurrently:	101 1.4
a. Multiprocessor	121. Intercrosses arbitration system for
b. Serial communication	multiprocessor shares a:
c. DCP	
d. IOP	a. Primary bus
	b. Common bus
114. Which is used for this and known as high	c. Domain bus
speed buffer exist with almost each process?	d. All of these
•	
a. Primary	122. Which is used to decentralize the
b. RAM	decision to avail greater flexibility to the system
c. Cache	that makes processor or microprocessor in a very
d. None of these	short:
d. None of these	SHOIT.
115 D. 1	A 1.4 4.
Data and instructions are accessed from	a. Arbitration
local memory and global memory that is used	b. Centralized
by:	c. Both a & b
a. Internetworking facilities	d. None of these
b. Interconnection facilities	
c. Both a & b	123. Which is signal tells that an arbitration of
d. None of these	the access bus is possible during interprocessing:
Multiprocessor uses large caches but	S
limited process that shares	a. DBA
, , , , , , , , , , , , , , , , , , ,	b. BAP
· · · · · · · · · · · · · · · · · · ·	
b. Single memory bus	
c. Double memory bus	d. None of these
d. None of these	104
117. Distributed are shares also referred to as	Which signal bus request :
tightly coupled and loosely coupled multiprocessor	
respectively and hence called	a. BAP
a. Coupled multiprocessor	b. BNA
b. Shared multiprocessor	c. BAL
c. Distributed multiprocessor	d. DBA
d. None of these	
118. Which consist if a numbers of processor	125. Which signal on the bus indicates that
can be accessed among various shared memory	request from process arbitration is to be processed:
	request from process aroundion is to be processed.
modules?	DAI
a. Coupled memory multiprocessor	a. BAL
b. Shared memory multiprocessor	b. BREQ
c. Distributed memory multiprocessor	c. BM4
d. None of these	d. DBA
119. Which keeps a number of processors in	
which virtual storage space is assigned for	126. Which signal is exchange information by
redundant execution:	bus:
a. Coupled memory multiprocessor	a. BECH
b. Shared memory multiprocessor	b. BM4
· · · · · · · · · · · · · · · · · · ·	
d. None of these	d. All of these

- 127. Which signal on bus applies +1 to the priority of resolution circuits of the arbitration designate a new arbitration:
- a. BM4
- b. BAL
- c. BNA
- d. DBA
- 128. Which signal create 3 lines of bus in which signals from the encoded number of processors:
- a. BM1 to BM3
- b. BAL
- c. Both
- d. None of these
- 129. Which signal request the validation signal make active if its logic level is 0 and validate signals from BM1 to BM3:
- a. BAL
- b. **BM4**
- c. BNA
- d. All of these
- 130. Which signal represents synchronization signal decided by interprocess arbitration with a certain delay or signal DMA:
- a. BAL
- b. BNA
- c. Both
- d. None of these
- 131. In which condition only one process holds a resource at a given time:
- a. Mutual exclusion
- b. Hold and wait
- c. Both
- d. None of these
- 132. In which condition one process holds the allocated resources and other waits for it:
- a. No preemption
- b. Hold and wait
- c. Mutual exclusion
- d. All of these
- 133. In which condition resource is not removed from a process holding:
- a. Synchronization problem
- b. **No preemption**
- c. Hold and wait
- d. None of these

- 134. In which condition busy waiting, programmer error, deadlock or circular wait occurs in interprocessing:
- a. Synchronization problem
- b. No preemption
- c. Hold and wait
- d. None of these
- 135. Mechanism can be referred to as adding a new facility to the system hence known as :
- a. Process
- b. Arbitration
- c. Both a & b
- d. None of these
- 136. Which is a mechanism used by the OS to ensure a systematic sharing of resources amongst concurrent resources:
- a. Process synchronous
- b. Process system
- c. Process synchronization
- d. All of these
- 137. _____ is basically sequence of instructions with a clear indication of beginning and end for updating shared variables
- a. Critical section
- b. Entry section
- c. Remainder section
- d. All of these
- 138. Which provides a direct hardware support to mutual exclusion
- a. Test-and-set(TS)
- b. Swap instruction
- c. Wait instruction
- d. Signal instruction
- 139. A process waiting to enter its critical section may have to wait for unduly_____:
- a. Short time or may have to wait forever
- b. Long time or may have to wait forever
- c. Short time or may have to wait for long time
- d. Long time or may have to wait for short time
- 140. Which is a modified version of the TS instruction which is designed to remove busy-waiting:
- a. Swap instruction
- b. Wait instruction
- c. Signal instruction
- d. Both b & c

COMPUTER ORGANIZATION AN

d.

None of these

d.

CCR

- 157. Which section refer to the code segment where a shared resource is accessed by the process:
- a. Reminder section
- b. Entry section
- c. Both
- d. None of these
- 158. Which section is the remaining part of a process's code:
- a. Racing section
- b. Critical section
- c. Entry section
- d. Reminder section
- 159. How many conditions for controlling access to critical section:
- a. 2
- b. 4
- c. 3
- d. 5
- 160. Which instruction provides a direct hardware support to mutual exclusion:
- a. SP instruction
- b. TS instruction
- c. Both
- d. None of these
- 161. Which instruction also improves the efficiency of the system:
- a. Swap instruction
- b. TS instruction
- c. Both
- d. None of these
- 162. Which instruction allows only one concurrent process to enter the critical section:
- a. RP instruction
- b. SP instruction
- c. TS instruction
- d. None of these
- 163. Which section problem can be solved simply in a uniprocessor environment if the we are able to prevent the occurrence of interrupt during the modification of a shared variable:
- a. Entry section
- b. Critical section
- c. Non-critical section
- d. None of these

- 164. The problem of readers and writers was first formulated by _____:
- a. P.J. Courtois
- b. F.Heymans
- c. D.L. Parnas
- d. All of these
- 165. Which is a situation in which some process wait for each other's actions indefinitely:
- a. Operating system
- b. **Deadlock**
- c. Mutex
- d. None of these
- 166. _____system handles only deadlocks caused by sharing of resources in the system:
- a. Operating system
- b. Deadlock
- c. Mutex
- d. None of these
- 167. A deadlocks occurs when the how many conditions are met:
- a. 1
- b. 2
- c. 3
- d. 4
- 168. Which are the characteristics of deadlocks:
- a. Mutual exclusion
- b. Hold and wait
- c. No pre-emption
- d. Circular wait
- e. All of these
- 169. RAG stands for:
- a. Resource allocation graph
- 170. How many events concerning RAG can occur in a system:
- a. 1
- b. 2
- c. 3
- d. 4
- 171. Which are the events concerning RAG can occur in a system:
- a. Request for a resource
- b. Allocation of a resource
- c. Release of resource
- d. All of these

172. How many methods for handling	181. The various file operation are:
2	•
deadlocks:	a. Crating a file b. Writing a file
a. 1 b. 2	c. Reading a file
c. 3 d. 4	d. Repositioning within a file
	e. Deleting a file truncating a file
173. Which are the method for handling	
deadlocks:	i. III of these
deadlocks.	192 Which energtions are to be performed an
D 11 1 2	Which operations are to be performed on
a. Deadlock prevention	a directory are:
b. Deadlock avoidance	a. Search for a file b. Create a file
c. Deadlock detection	c. Delete a file d. List a directory
d. All of these	e. Rename a file
	f. Traverse the file system
174. How many condition that should be met	<u> </u>
3	g. All of these
in order to produce a deadlock:	102 371:1
	183. Which memory is assembled between
a. 2 b. 4	main memory and CPU:
c. 6 d. 8	a. Primary memory b. Cache memory
	c. Both a & b d. None of these
175. Which are the condition that should be	
met in order to produce a deadlock:	184. Which is considered as semi-conductor
met in order to produce a deadrock.	memory, which is made up of static RAM:
M (1 1 1 1 11 1W)	
a. Mutual exclusion b. Hold and Wait	a. Primary memory b. Cache memory
c. No preemption	c. Both a & b d. None of these
d. Circular wait e. All of these	
	185. Which is one of the important I/O
176. In protocol each process can make a	
request only in an:	storage device in any processor:
request only in an	a. Soft disk b. Hard disk
a Inquaging audou h Decreasing order	
a. Increasing order b. Decreasing order	c. Both a & b d. None of these
a. Increasing order b. Decreasing orderc. Both a & b d. None of these	c. Both a & b d. None of these
c. Both a & b d. None of these	c. Both a & bd. None of these186 can read any printed character by
c. Both a & bd. None of these177. In protocol above mentioned	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the
 c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait- 	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the
 c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait- 	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer:
c. Both a & bd. None of these177. In protocol above mentioned	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold:	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer:
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold:	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem:
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4 178. Which state refers to a state that is not	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem: a. Airline reservation system
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem:
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4 178. Which state refers to a state that is not	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem: a. Airline reservation system
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4 178. Which state refers to a state that is not safe not necessarily a deadlocked state:	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem: a. Airline reservation system b. Airport reservation system c. Both
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4 178. Which state refers to a state that is not safe not necessarily a deadlocked state: a. Safe state b. Unsafe state	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem: a. Airline reservation system b. Airport reservation system c. Both d. None of these
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4 178. Which state refers to a state that is not safe not necessarily a deadlocked state:	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem: a. Airline reservation system b. Airport reservation system c. Both d. None of these 188. Which lock can arise when two
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4 178. Which state refers to a state that is not safe not necessarily a deadlocked state: a. Safe state b. Unsafe state c. Both a & b d. None of these	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem: a. Airline reservation system b. Airport reservation system c. Both d. None of these 188. Which lock can arise when two processes wait for phone calls from one another:
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4 178. Which state refers to a state that is not safe not necessarily a deadlocked state: a. Safe state b. Unsafe state c. Both a & b d. None of these 179 a direct arrow is drawn from	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem: a. Airline reservation system b. Airport reservation system c. Both d. None of these 188. Which lock can arise when two processes wait for phone calls from one another:
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4 178. Which state refers to a state that is not safe not necessarily a deadlocked state: a. Safe state b. Unsafe state c. Both a & b d. None of these 179 a direct arrow is drawn from the process to the resource rectangle to represent	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem: a. Airline reservation system b. Airport reservation system c. Both d. None of these 188. Which lock can arise when two processes wait for phone calls from one another: a. Spine lock b. Dead lock
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4 178. Which state refers to a state that is not safe not necessarily a deadlocked state: a. Safe state b. Unsafe state c. Both a & b d. None of these 179 a direct arrow is drawn from	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem: a. Airline reservation system b. Airport reservation system c. Both d. None of these 188. Which lock can arise when two processes wait for phone calls from one another:
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4 178. Which state refers to a state that is not safe not necessarily a deadlocked state: a. Safe state b. Unsafe state c. Both a & b d. None of these 179 a direct arrow is drawn from the process to the resource rectangle to represent	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem: a. Airline reservation system b. Airport reservation system c. Both d. None of these 188. Which lock can arise when two processes wait for phone calls from one another: a. Spine lock b. Dead lock
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4 178. Which state refers to a state that is not safe not necessarily a deadlocked state: a. Safe state b. Unsafe state c. Both a & b d. None of these 179 a direct arrow is drawn from the process to the resource rectangle to represent each pending resource request:	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem: a. Airline reservation system b. Airport reservation system c. Both d. None of these 188. Which lock can arise when two processes wait for phone calls from one another: a. Spine lock b. Dead lock
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4 178. Which state refers to a state that is not safe not necessarily a deadlocked state: a. Safe state b. Unsafe state c. Both a & b d. None of these 179 a direct arrow is drawn from the process to the resource rectangle to represent each pending resource request: a. TS b. SP	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem: a. Airline reservation system b. Airport reservation system c. Both d. None of these 188. Which lock can arise when two processes wait for phone calls from one another: a. Spine lock b. Dead lock c. Both d. None of these 189. Which lock is more serious than
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4 178. Which state refers to a state that is not safe not necessarily a deadlocked state: a. Safe state b. Unsafe state c. Both a & b d. None of these 179 a direct arrow is drawn from the process to the resource rectangle to represent each pending resource request: a. TS b. SP c. CCR d. RAG	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem: a. Airline reservation system b. Airport reservation system c. Both d. None of these 188. Which lock can arise when two processes wait for phone calls from one another: a. Spine lock b. Dead lock c. Both d. None of these 189. Which lock is more serious than indefinite postponement or starvation because it
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4 178. Which state refers to a state that is not safe not necessarily a deadlocked state: a. Safe state b. Unsafe state c. Both a & b d. None of these 179 a direct arrow is drawn from the process to the resource rectangle to represent each pending resource request: a. TS b. SP c. CCR d. RAG	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem: a. Airline reservation system b. Airport reservation system c. Both d. None of these 188. Which lock can arise when two processes wait for phone calls from one another: a. Spine lock b. Dead lock c. Both d. None of these 189. Which lock is more serious than
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4 178. Which state refers to a state that is not safe not necessarily a deadlocked state: a. Safe state b. Unsafe state c. Both a & b d. None of these 179 a direct arrow is drawn from the process to the resource rectangle to represent each pending resource request: a. TS b. SP c. CCR d. RAG 180. The attributes of a file are: a. Name b. Identifier	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem: a. Airline reservation system b. Airport reservation system c. Both d. None of these 188. Which lock can arise when two processes wait for phone calls from one another: a. Spine lock b. Dead lock c. Both d. None of these 189. Which lock is more serious than indefinite postponement or starvation because it affect more than one job:
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4 178. Which state refers to a state that is not safe not necessarily a deadlocked state: a. Safe state b. Unsafe state c. Both a & b d. None of these 179 a direct arrow is drawn from the process to the resource rectangle to represent each pending resource request: a. TS b. SP c. CCR d. RAG 180. The attributes of a file are: a. Name b. Identifier c. Types d. Location	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem: a. Airline reservation system b. Airport reservation system c. Both d. None of these 188. Which lock can arise when two processes wait for phone calls from one another: a. Spine lock b. Dead lock c. Both d. None of these 189. Which lock is more serious than indefinite postponement or starvation because it affect more than one job: a. Deadlock b. Spinelock
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4 178. Which state refers to a state that is not safe not necessarily a deadlocked state: a. Safe state b. Unsafe state c. Both a & b d. None of these 179 a direct arrow is drawn from the process to the resource rectangle to represent each pending resource request: a. TS b. SP c. CCR d. RAG 180. The attributes of a file are: a. Name b. Identifier c. Types d. Location e. Size f. Protection	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem: a. Airline reservation system b. Airport reservation system c. Both d. None of these 188. Which lock can arise when two processes wait for phone calls from one another: a. Spine lock b. Dead lock c. Both d. None of these 189. Which lock is more serious than indefinite postponement or starvation because it affect more than one job:
c. Both a & b d. None of these 177. In protocol above mentioned protocol are used then the circular wait-condition can not hold: a. 1 b. 2 c. 3 d. 4 178. Which state refers to a state that is not safe not necessarily a deadlocked state: a. Safe state b. Unsafe state c. Both a & b d. None of these 179 a direct arrow is drawn from the process to the resource rectangle to represent each pending resource request: a. TS b. SP c. CCR d. RAG 180. The attributes of a file are: a. Name b. Identifier c. Types d. Location	c. Both a & b d. None of these 186 can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR c. RAG d. OCR 187. Which system is a typical example of the readers and writers problem: a. Airline reservation system b. Airport reservation system c. Both d. None of these 188. Which lock can arise when two processes wait for phone calls from one another: a. Spine lock b. Dead lock c. Both d. None of these 189. Which lock is more serious than indefinite postponement or starvation because it affect more than one job: a. Deadlock b. Spinelock