

CHIPS Meets POSH&IDEA: The Advanced Interface Bus (AIB), Open Source and Physical Design Generation

David C. Kehlet, Research Scientist 1/8/2020

Legal Information

This presentation contains the general insights and opinions of Intel Corporation ("Intel"). The information in this presentation is provided for information only and is not to be relied upon for any other purpose than educational. Statements in this document that refer to Intel's plans and expectations for the quarter, the year, and the future, are forward-looking statements that involve a number of risks and uncertainties. A detailed discussion of the factors that could affect Intel's results and plans is included in Intel's SEC filings, including the annual report on Form 10-K.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at www.intel.com.

Results have been estimated or simulated using internal Intel analysis or architecture simulation or modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance.

[†]Tests measure performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit www.intel.com/benchmarks.

Copyright © 2019 Intel Corporation.

Intel, the Intel logo, the Intel. Experience What's Inside logo, eASIC, and Stratix are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others



The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government

The Case for Chiplets




"It may prove to be more economical to build large systems out of smaller functions, which are separately packaged and interconnected." 1

Gordon E. Moore


¹3rd Page of Moore's 1965 paper, "Cramming more components onto integrated circuits"






CHIPS will develop the **design tools and integration standards** required to demonstrate **modular electronic systems** that can leverage **the best of DoD and commercial** designs and technology.

Intel is a performer on the DARPA CHIPS project



CHIPS is focused on creating modular IP - not new IP!

High-Density Packaging





High-density packaging technology provides 7-8x IO density increase

High-Density Packaging


EMIB or Silicon Interposer: Enabling technology for wide parallel interfaces


AIB over EMIB





AIB over Silicon Interposer






AIB Die-to-Die Physical Interface

AIB: Common chiplet wide parallel physical interface

- Advanced Interface Bus (AIB)
- AIB is a clock-forwarded parallel data transfer like DDR DRAM
- Advanced Packaging with a 2.5D interposer like CoWoS* or EMIB
- AIB is PHY level: OSI Layer 1
- Build protocols like AXI*-4 or PCI Express* on top of AIB



Growing AIB-Based Chiplet Ecosystem

Chiplets in production with Intel® Stratix™ 10 FPGAs

■ L-Tile 17G SERDES, H-Tile 28G SERDES, E-Tile 58G SERDES

New chiplets with Intel[®] Agilex[™] FPGAs

- F-Tile 112 Gbps serializer /deserializer (SERDES)
- P-Tile PCI Express* (PCIe) Gen4
- R-Tile PCIe Gen5 and Compute Express Link* (CXL)
- Custom intellectual property (IP) via Intel® eASIC™

Industry adoption


- Jariet Technologies 64Gsamples/s ADC/DAC chiplet
- Ayar Labs photonics chiplet
- Others coming soon




Intel Stratix 10



AIB I/O Cell, Channel, and Column




Simplest AIB Clocking Configuration (One Channel)



Each chiplet originates its own clock for transmitting to the other side

 Each channel can forward an independent clock or the same clock

Clocking Inside Your Chiplet



The clock distribution between your chiplet core and the AIB I/O may be a completely different tree, even when the clocks are the same source (0 PPM difference)

- Mesochronous: same frequency, unknown phase
- You need a phase compensation FIFO in this case

Channels

I have a 512 bit data bus each way. Why do I need to use channels?

A single transmit (TX) clock must be balanced to each TX I/O cell in the channel, same with receive (RX) clock


- Clock routing and controlling skew limit the number of I/Os per clock
- A wide bus will need to be spread across channels

Pick too many I/Os per channel, then:

 You waste I/Os in low-bandwidth applications like Gigabit Ethernet

Pick too few I/Os per channel then:

 You have to spread most higher bandwidth links across more than one channel



Example of AIB channel balanced clock distribution

AIB 2.0 Technology Drivers

Microbump spacing

- 55u is in production
- 35u provides a doubling of density.

I/O voltage


0.4V swing (down from 0.9V) to achieve <0.5pJ/bit

Line rate


- Very high-bandwidth applications such as direct RF sampling analog-to-digital converters (ADCs) or digital-to-analog converters (DACs) will continue to push higher bandwidth
- Doubling the data rate to 4Gbps

Microbump spacing + I/O voltage + line rate → AIB 2.0

Tile backward compatibility and reuse is essential



Intel® Stratix® 10 FPGA 55u microbump array



55u to 35u microbump assignment for straight-line routing compatibility


AIB Public Releases



AIB Specification Released October 2018

AIB Public Specification includes:

- Electrical specs, bump array mechanicals, data/clock/ control signal definitions, reset handshaking, JTAG reqts
- Available at https://github.com/intel/aib-phy-hardware/tree/master/docs



AIB Open Source Released January 2019


AIB Open Source on GitHub

- Register transfer level (RTL), netlists, generic cell library
- Available at https://github.com/intel/aib-phy-hardware
- Purpose: reduce development cost





Intel Open Source Process





Example of Testing 24 Channel AIB





Generic Cells

```
// SPDX-License-Identifier: Apache-2.0
// Copyright (C) 2019 Intel Corporation. All rights reserved
// Copyright © 2016 Altera Corporation. All rights reserved. Altera products are
// protected under numerous U.S. and foreign patents, maskwork rights, copyrights and
// other intellectual property laws.
// Module Name : c3lib and2 svt 4x
              : Thu Sep 15 13:44:58 2016
// Description : 2-input AND gate (SVT, 4x drive strength)
module c3lib and2 svt 4x(
  in0.
  in1,
  out
  );
input
                in0;
input
                in1;
output
                out;
 assign out = in0 & in1;
endmodule
```

Open Source has a behavioral model for this AND gate A user should replace this with a PDK-specific cell


AIB IP Generation Project: Intel and Blue Cheetah

Technology and design flow to create physical designs from specifications and circuit generators


Uses Berkeley Analog Generator 3.0

Potential dramatic reduction in porting labor

Developed specifications and generators for AIB using Intel 22FFL PDK




AIB Generator Design Flow with Generic PDK




AIB Generator

AIB specific: AIB Circuit Specs, AIB Circuit Generator

Generic: BAG 3.0 Framework, Generic BAG primitives, New Base API






AIB Generator Design Flow with Intel 22FFL PDK

Open source flow works, even though we cannot open source anything with Intel PDK data

"Secret sauce" is in the "Intel 22FFL Bag primitives"



10 Cell Placement and Microbump

Cleck Tree and Fedurations MUX

10 Buffers

10 Buffers

Clock Tires and the dundancy fulfills.

10 Buffers

10 Buffers

Clock Tree and Endured secu 13030.

10 Buffers

10 Buffers

Clock Tree and Rudord sery MIDE

10 Buffers

Routing

Diffusion Layer

Die Edge


10 Buffers

4-6-10 tuuffers

DCC

DCC

Misc



Clerck Tree and Redundancy MUX

-6 IO buffers-

10 Buffers

Clock Tree and Redundancy MUN

10 Buffers

10 Buffers

Clerk Tree and Redundancy MUN

IO Buffers

10 Buffers

Clerk Tree and Redenders (MUX.

IO Buffers

CHIPS Meets POSH&IDEA

Test Chip Using AIB IP Generator Technology

- 12/2019 AIB Generator test chip "tape in"
- Q1 2020 Intel 22FFL internal shuttle

We would like to thank Mr. Andreas Olofsson for his support.

This work is supported by the **DARPA MTO office.**

