

Advanced Interface Bus Specification

2018.10.26

Revision 1.0

Revision History

Date	Version	Summary Of Changes
10/26/18	1.0	Initial version

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice.

Intel, the Intel logo and Stratix are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Other names and brands may be claimed as the property of others.

© Intel Corporation.

Table of Contents

Advanced Interface Bus Specification	1
Revision History	2
Table of Contents	3
Table of Figures	6
Table of Tables	9
Glossary and Acronyms	11
Note on Language.....	14
1 Introduction	15
1.1 Objective	15
1.2 Compliance Summary	15
1.3 Architecture	16
1.3.1 AIB Configurations.....	17
1.3.2 Near-Side and Far-Side Interfaces	18
1.3.3 Master, Slave, and Dual-Mode Interfaces.....	18
1.3.4 AIB Interface.....	20
1.3.5 AIB-to-MAC Interface.....	25
2 Functional Specification	28
2.1 I/O Blocks.....	28
2.1.1 TX Block	28
2.1.2 RX Block.....	30
2.1.3 Data Exchange	31
2.1.4 Tristate.....	34
2.1.5 Weak Pull-Up and Pull-Down	34
2.1.6 Data-clock operation.....	34
2.1.7 Latency	40
2.1.8 Asynchronous mode.....	41
2.1.9 Mismatched Interfaces.....	41
2.1.10 Unused Channels.....	42
2.2 AIB Adapter (AIB Plus only)	42
2.2.1 Data-Retiming Register	42
2.2.2 Sideband Control Signals	43

3	Reset and Initialization	51
3.1	Data-Transfer Ready.....	51
3.1.1	Standby Mode	51
3.1.2	Data-Transfer Ready Signals	51
3.1.3	The Effects of De-asserting Data-Transfer Ready.....	51
3.2	Initialization	52
3.2.1	Power-on Reset Synchronization	52
3.2.2	Configuration	54
3.2.3	Calibration (AIB Plus only).....	56
3.3	Redundancy	64
3.3.1	Active Redundancy.....	64
3.3.2	Passive Redundancy	66
4	Electrical Specification	67
4.1	Eye Diagram	67
4.2	Overshoot and Undershoot	68
4.3	Electrostatic Discharge (ESD) Protection.....	69
5	JTAG.....	70
5.1	JTAG I/Os	70
5.2	JTAG cells.....	70
5.3	AIB Private JTAG instructions	70
6	Physical Signal Arrangement	72
6.1	Interface Orientation.....	72
6.2	Bump Configuration	74
6.2.1	55- μ m Bump Pitch	74
6.2.2	10- μ m Bump Pitch	74
6.3	Bump Assignment Process	74
6.3.1	Data-Signal Bump Assignment.....	76
6.3.2	AIB AUX Signal Assignment.....	92
6.3.3	Example Bump Tables.....	92
6.3.4	Example Bump Maps.....	97
6.4	Stacking Channels into a Column	102
6.5	Channel-Number Semantics	107
6.6	Stratix-10 Legacy Bump Map	108

7	Appendices	109
7.1	Stratix-10 Legacy Bump Map	109
7.1.1	Stratix-10 Bump Table	109
7.1.2	Stratix-10 Bump Map	111
7.2	Sideband-Control-Signal Shift Register Mapping (AIB Plus only)	112

Table of Figures

Figure 1. AIB in the OSI Reference Model	17
Figure 2. Near Side and Far Side.....	18
Figure 3. Fixed Master and Slave Interfaces	19
Figure 4. Dual-Mode Interfaces.....	20
Figure 5. AIB Signal Types.....	21
Figure 6. Interconnecting Near-Side and Far-Side Signals	21
Figure 7. An AIB Column.....	24
Figure 8. AIB Data Signals	25
Figure 9. SDR and DDR TX Blocks.....	28
Figure 10. I/O Mapping: Transmit (AIB Base)	29
Figure 11. I/O Mapping: Transmit (AIB Plus).....	29
Figure 12. SDR and DDR RX Blocks	30
Figure 13. I/O Mapping: Receive (AIB Base)	30
Figure 14. I/O Mapping: Receive (AIB Plus).....	31
Figure 15. SDR Data/Clock Timing	32
Figure 16. DDR Data/Clock Timing	32
Figure 17. Unit Intervals for SDR, DDR Clocks	33
Figure 18. Skew Relationships	33
Figure 19. Forwarded Clock – Transmit	35
Figure 20. Forwarded Clock – Receive	36
Figure 21. Receive-Domain Clock – Transmit.....	37
Figure 22. Receive-Domain Clock – Receive.....	38
Figure 23. Duty-Cycle Correction	39
Figure 24. Delay-Locked Loop	40
Figure 25. Latency Measurement.....	41
Figure 26. Asynchronous I/O Mode.....	41
Figure 27. Mismatched Interfaces	42
Figure 28. Retiming Register.....	43
Figure 29. Sideband Control Shift Registers	44
Figure 30. Master Sideband Control Shift Register	45
Figure 31. Slave Sideband Control Shift Register	46

Figure 32. Free-running Clock Generation Options.....	47
Figure 34. Sideband-Control Shift-Register Timing.....	48
Figure 35. AIB Initialization.....	52
Figure 36. Power-on reset synchronization.....	53
Figure 37. Configuration completion signals.	55
Figure 38. Adapter Reset	56
Figure 39. Free-running Clock Calibration State Machine.....	57
Figure 40. Data-Path Calibration Architecture.....	58
Figure 41. Master-to-Slave Datapath Calibration State Machine	61
Figure 42. Slave-to-Master Datapath Calibration State Machine	63
Figure 43. Redundancy Routing.....	65
Figure 44. Direction of Redundancy Signal Shift.....	65
Figure 45. Compliance Eye Mask	67
Figure 46. Overshoot and Undershoot	69
Figure 47. Interface Orientation.....	72
Figure 48. Standard Chiplet-to-Chiplet Interconnection.....	73
Figure 50. Rotated Chiplet-to-Chiplet Interconnection.....	73
Figure 51. Bump Spacing for 55- μ m Microbump Array	74
Figure 52. Signal Relationships for AIB Base Configurations.....	75
Figure 53. Signal Relationships for AIB Plus Configurations.....	76
Figure 54. Bump Map Assignment Order	91
Figure 55. Bump Map (AIB Base, 40 I/Os, Balanced)	98
Figure 56. Bump Map (AIB Base, 20 TX).....	99
Figure 58. Bump Map (AIB Base, 20 RX).....	99
Figure 59. Bump Map (AIB Plus, 40 I/Os, Balanced)	100
Figure 60. Bump Map (AIB Plus, 20 TX)	101
Figure 61. Bump Map (AIB Plus, 20 RX).....	102
Figure 62. Channel 0 and AUX: East Side	103
Figure 63. Channel 0 and AUX: West Side	103
Figure 64. Channel 0 and AUX: North Side.....	104
Figure 65. Channel 0 and AUX: South Side	105
Figure 66. Channel Stacking: East Side.....	106
Figure 67. Channel Stacking: West Side.....	106

Figure 68. Channel Stacking: North Side	107
Figure 69. Channel Stacking: South Side.....	107
Figure 70. Stratix-10 Bump Map	111

Table of Tables

Table 1. Design Feature Summary.....	16
Table 2. Clock and Data Rates	18
Table 3. AIB Interface Signals.....	22
Table 4. Number of Data Signals per Channel.....	23
Table 5. Number of Channels per Column	23
Table 6. MAC Interface	27
Table 7. Skew Specifications	32
Table 8. Clock Duty-Cycle Requirements.....	39
Table 9. Latency Specification	40
Table 10. Free-Running Clock Frequency.....	47
Table 11. Sideband Control Signals.....	50
Table 12. Wired-AND Pull-Up Guidelines.....	55
Table 13. Calibration Initiation Signals	59
Table 14. Calibration Completion Signals	60
Table 15. Master-to-Slave Calibration Signals	62
Table 16. Slave-to-Master Calibration Signals	64
Table 17. Electrical signal specifications	68
Table 18. Overshoot and Undershoot Specifications	68
Table 19. ESD Specifications.....	69
Table 20. Private JTAG instructions.....	71
Table 21. Bump Spacing Specifications for 55- μ m Bump Array.....	74
Table 22. Bump Table: Starting.....	77
Table 23. Bump Table: Spare signals	77
Table 24. Bump Table: Inputs (AIB Base, Balanced)	77
Table 25. Bump Table: Complete (AIB Base, Balanced).....	78
Table 26. Bump Table: Inputs (AIB Base, All-TX)	79
Table 27. Bump Table: Complete (AIB Base, All-TX).....	79
Table 28. Bump Table: Inputs (AIB Base, All-RX).....	80
Table 29. Bump Table: Complete (AIB Base, All-RX)	80
Table 30. Bump Table: Inputs (AIB Plus, Balanced)	81
Table 31. Bump Table: Complete (AIB Plus, Balanced).....	82

Table 32. Bump Table: Inputs (AIB Plus, All-TX)	83
Table 33. Bump Table: Complete (AIB Plus, All-TX)	83
Table 34. Bump Table: Inputs (AIB Plus, All-RX)	84
Table 35. Bump Table: Complete (AIB Plus, All-RX)	85
Table 36. Bump-Table Exemplar (AIB Base, Balanced) $x=n/2-10$; $y=n+8$	86
Table 37. Bump-Table Exemplar (AIB Base, All-TX) $x=n-10$	86
Table 38. Bump-Table Exemplar (AIB Base, All-RX) $y=n+8$	87
Table 39. Bump-Table Exemplar (AIB Plus, Balanced) $x=n/2-12$; $y=n+20$	88
Table 40. Bump-Table Exemplar (AIB Plus, All-TX) $x=n-12$	89
Table 41. Bump-Table Exemplar (AIB Plus, All-RX) $y=n+20$	90
Table 42. AIB AUX Signal Bump Table	92
Table 43. Example Bump Table (AIB Base, 40 I/Os, Balanced)	93
Table 44. Example Bump Table (AIB Base, 20 RX)	94
Table 45. Example Bump Table (AIB Base, 20 TX)	94
Table 46. Example Bump Table (AIB Plus, 40 I/Os, Balanced).....	95
Table 47. Example Bump Table (AIB Plus, 20 TX)	96
Table 48. Example Bump Table (AIB Plus, 20 RX)	97
Table 49. Stratix 10 Bump Table	110
Table 50. Master Sideband-Control Signals.....	112
Table 51. Slave Sideband-Control Signals.....	113

Glossary and Acronyms

This section defines phrases and acronyms that are not defined within the specification.

assert	To make a signal TRUE or active. For an active-high signal, this means asserting it HI; for an active-low signal, it means asserting it LO.
boustrophedon	Describes a back-and-forth motion. Literally means, “As the ox plows.”
bump	A die/package interconnect scheme that reflows solder bumps to make a connection from the die to the substrate to which it’s being mounted. There may be a variety of sizes and means of implementing the bump. In this specification, bumps are implemented as microbumps. The terms “bump” and “microbump” are used interchangeably.
CDM	Charged-device model for ESD
chiplet	A passivated bare die intended to be mounted on a substrate like an interposer.
compliance mask	Used to specify requirements on an eye diagram.
DCC	Duty-cycle correction. Used to ensure that the duty cycle of a signal remains within specification.
DCD	Duty-cycle distortion. Refers to effects that may result in a signals duty cycle being out of specification.
DDR	Double data rate. Data is captured on both edges of the clock.
de-assert	To make a signal FALSE or inactive. For an active-high signal, this means de-asserting it LO; for an active-low signal, it means de-asserting it HI.
DLL	Delay-locked loop. A circuit that can synthesize multiple frequencies and phase relationships from a single periodic signal. A digital version of a phase-locked loop (PLL).
quasi-differential signal	A signal implemented over two wires having opposing polarities. Similar to analog differential signals, but created using a pair of digital signals.
ESD	Electrostatic discharge

eye diagram	Used to illustrate high-speed signal switching in a manner that allows specification and compliance testing of the signal characteristics.
handshake	A protocol that allows two sides of an interface to be connected, configured, and synchronized.
HI	A logic <i>high</i> level, equivalent to data value b'1. In the context of this specification, it is implemented with a high voltage value.
I/O	Input/output. In the context of this specification, refers to inputs and outputs collectively.
JTAG	Joint Test Action Group. Refers to a standard for the testing of chip-to-chip interconnections as well as select internal chip testing. The control and observability afforded by the standard may be used for more than just testing.
latency	The time required for a signal to traverse a given path. Equivalent to "delay."
LO	A logic <i>low</i> level, equivalent to data value b'0. In the context of this specification, it is implemented with a low voltage value.
LSB	Least-significant bit. In the context of a shift register, the bit with the lowest number.
MAC	Media Access Controller. The lowest-level of the Link Layer, which is the layer above the PHY layer in the OSI reference model.
microbump	A bump interconnect scheme with very small bumps. Suitable for mounting a die onto a substrate like an interposer, where fine lines can be created, but not for a printed circuit board. In this specification, the terms "bump" and "microbump" are used interchangeably.
MSB	Most-significant bit. In the context of a shift register, the bit with the highest number.
OSI	Open Systems Interconnection. A project undertaken at the International Organization for Standardization (ISO), one outcome of which is the OSI reference model for networking.
overshoot	For the purposes of this specification, refers to a rising signal that exceeds the target static voltage before correcting itself

and ringing down to the target level.

PHY	Physical layer. The bottom-most layer of the OSI reference model. It specifies electrical and basic signaling requirements.
redundancy	A technique for providing multiple instances of a resource for use in case of the failure of one of them. In the context of this specification, refers to techniques that can be implemented at or before testing and that are activated on power-up.
retiming	Refers to insertion or relocation of one or more flip-flops within a data path for the purpose of optimizing timing, power, and/or area.
RX	Receive. Applies to the inputs of a communications interface.
SDR	Single data rate. Data is captured on one edge of the clock.
sideband	Refers to signals that are not carried over the primary communication channels, but rather through auxiliary channels created specifically for those signals.
Stratix-10	An FPGA family that contains the earliest implementation of AIB.
to forward	In the context of a communications link, refers to a control signal – often the clock – sent from one side of the link to the other.
TX	Transmit. Applies to the outputs of a communications interface.
UI	Unit interval. The time, relative to the clock period, required to transmit a symbol. Allows timing specifications that are independent of a specific clock frequency.
undershoot	For the purposes of this specification, refers to a falling signal that goes below the target static voltage before correcting itself and ringing down to the target level.
weak pull-up/down	An active or passive component connecting a signal to V_{DD} /ground to ensure that the signal, when not driven, will not float. The signal will be pulled to a HI/LO value. The term “weak” indicates that the pull-up/down component will pass limited current.

Note on Language

In order to provide clarity on normative language as distinct from informative language, the following indicates the use of modal verbs:

- “Shall” indicates a requirement. Failure to meet the requirement will result in non-compliance.
- “May” indicates an option. Implementation of an option will result in compliance.
- “Should” indicates a strong suggestion for something outside the scope of the specification. Failure to implement the suggestion will not result in non-compliance.
- The lack of one of the above modal verbs indicates informative language.

1 Introduction

1.1 Objective

This specification describes the Advanced Interconnect Bus (AIB) architecture, interconnect attributes, signal management, and the configuration interface required to design and build systems and peripherals that are compliant with the AIB specification. The AIB is intended for interconnecting chiplets mounted within a package with signal distances of 10 millimeters or less (often referred to as Ultra-Short Reach). While no maximum interconnect distance is specified, AIB signal electrical requirements detailed in Section 4 shall be met. AIB is not intended for signals interconnecting or connecting to external package pins.

The specification is intended to provide interoperation between compliant chiplets. Choices made by the chiplet designer with respect to such elements as number and type of data signals, maximum supported clock speed, and any functionality that exceeds the minimum requirements established in the AIB specification should be documented in the chiplet datasheet.

AIB is a physical interconnect. Link protocol and application layers are implemented on top of the AIB interface.

1.2 Compliance Summary

Table 1 summarizes the compliance points that shall be met in order to meet the AIB requirements. Each of the compliance points is discussed in the specification.

Compliance Point	Required		Optional
	AIB Base	AIB Plus	
AC Parameters (Section 4)	x	x	
JTAG boundary scan (Section 5)	x	x	
Redundancy (Section 3.3)	x	x	
Bump assignment (Section 6.3)	x	x	
AUX	x	x	

Compliance Point	Required		Optional
	AIB Base	AIB Plus	
(Section 1.3.4.4)			
SDR (Section 2.1.3.1)	x	x	
DDR (Section 2.1.3.2)		x	
Latency specification (Section 2.1.7)	x	x	
Free-running clock (Section 2.2.2.2)		x	
AIB Adapter (Section 2.2)		x	
Data-transfer ready (Section 3.1)	x	x	
Adapter reset (Section 3.2.3.1.1)		x	
DLL (Section 2.1.6.5)			x
DCC (Section 2.1.6.4)			x
Adapter retiming register (Section 2.2.1)		x	
Conf_done (Section 3.2.2.3.5)	x	x	

Table 1. Design Feature Summary

1.3 Architecture

The AIB implements a physical-layer, or PHY, interconnect scheme, occupying Layer 1 on the OSI Reference Model.




Figure 1. AIB in the OSI Reference Model

1.3.1 AIB Configurations

There are two AIB configurations: AIB Base and AIB Plus. AIB Base is a simpler interface; AIB Plus is intended for maximal performance.

AIB Base and AIB Plus configurations are not intended to be interconnected as two sides of a link due to signals required by AIB Plus configurations that are not present in AIB Base configurations.

1.3.1.1 AIB Base

An AIB Base implementation shall support a minimum clock rate no greater than 1 Gigahertz (GHz) and a minimum data rate no greater than 1 Gigabit per second (Gbps). Data shall be transferred using a single data rate (SDR) format (Section 2.1.3.1). The operating data rate range. The full range of the operating clock and data rate should be documented in the chiplet data sheet.

1.3.1.2 AIB Plus

An AIB Plus implementation shall support a minimum clock rate no greater than 1 GHz and a minimum data rate no greater than 2 Gbps. Data shall be transferred using a double data rate (DDR) format (Section 2.1.3.2) or an SDR format. The full range of the operating clock and data rate should be documented in the chiplet data sheet.

AIB Plus implementations shall include an AIB Adapter block, specified in Section 2.2.

AIB Base and AIB Plus are compared in Table 2

Configuration	Clock/data relationship	Minimum Operating Clock Rate	Minimum Operating Data Rate
AIB Base	SDR	≤ 1 GHz	≤ 1 Gbps
AIB Plus	SDR	≤ 1 GHz	≤ 1 Gbps
	DDR	≤ 1 GHz	≤ 2 Gbps

Table 2. Clock and Data Rates

1.3.2 Near-Side and Far-Side Interfaces

AIB specifies an interface for one chiplet that can be connected to a compatible interface on a different chiplet. An AIB interface is one side of the connection. A chiplet designer may be creating only one of those AIB interfaces; the AIB interface to which it will connect is assumed to have been created by a different designer, putting it beyond the control of the designer.

In order to provide a clear distinction between behavior that the designer shall implement and behavior that the designer shall expect from the AIB interface to which it will connect, the AIB interface being created will be referred to as the Near-Side interface. The AIB interface to which the near-side interface will connect will be called the Far-Side interface. Signal names that reflect the signal origin will be prefixed with *ns_* or *fs_*, respectively.

Figure 2 illustrates Chiplet A being designed according to the AIB specification. It will eventually connect to Chiplet B. In this case, Chiplet A is the near side, and Chiplet B is the far side.




Figure 2. Near Side and Far Side

1.3.3 Master, Slave, and Dual-Mode Interfaces

An AIB interface pair has a master side and a slave side. Masters and slaves shall have

specific roles only during initialization. Specifically:

- The master shall be responsible for providing a free-running clock signal (Section 2.2.2.2).
- The master shall provide a *device_detect* signal (Section 3.2.1).
- The slave shall provide a *power_on_reset* signal (Section 3.2.1)
- The master and slave shall have differently sized Sideband Control Signal shift registers (Section 2.2.2).
- The AIB Adapter (AIB Plus only) shall behave differently for masters and slaves during initialization (Section 2.2).

An AIB interface configured as a master shall be designed to connect to a slave; an AIB interface configured as a slave shall be designed to connect to a master.

The master/slave property of an interface is independent of the near-side/far-side property. A near-side interface can be either a master or slave, as can a far-side interface.

An AIB interface shall be configured as master or slave by one of the following two means:

- By designing the interface as a master or slave, referred to as a fixed interface.
- By implementing a dual-mode interface that can be configured as master or slave on power-up.

1.3.3.1 Fixed Interfaces

For fixed interfaces, the configuration of an interface as master or slave shall be implemented by the chiplet designer and should be documented in the chiplet data sheet.

A chiplet may have one or more masters, one or more slaves, or a mixture of masters and slaves.




Figure 3. Fixed Master and Slave Interfaces

1.3.3.2 Dual-Mode Interfaces

A chiplet may implement both master and slave capability on an AIB interface, with master or slave configured prior to operation. This promotes greater interoperability, since the chiplet may connect to chiplets that have either master or slave AIB interfaces. Such interfaces are referred to as *dual-mode* interfaces. Any actions required to configure the dual-mode interface should be documented in the chiplet data sheet.




Figure 4. Dual-Mode Interfaces

Dual-mode interfaces shall implement a *dual_mode_select* signal that configures the interface either as a master or as a slave. The interface shall be configured as a master when the *dual_mode_select* signal is HI and as a slave when the *dual_mode_select* signal is LO. The selected mode shall be configured and stable before the end of the power-on reset phase (Section 3.2.1).

1.3.4 AIB Interface

The AIB interface defines four signal types:

- Data signals
 - Inputs (*RX*): data input signals received by the interface
 - Outputs (*TX*): data output signals transmitted from the interface
- Clocks
 - Data clock out (*ns_fwd_clk*, *ns_rcv_clk*), sent to the receiving chiplet
 - Data clock in (*fs_fwd_clk*, *fs_rcv_clk*): received from the receiving chiplet
 - Free-running clock (AIB Plus only) (*ms_sr_clk*, *sl_sr_clk*): used by the sideband control signals
- Sideband control (AIB Plus only): used to implement calibration handshake.
- Asynchronous
 - *Power-on reset*: indicates whether a chiplet has completed power-on reset
 - *Device_detect*: used to verify presence of master
 - *ns_mac_rdy*, *fs_mac_rdy*: used to communicate that the MAC is ready for data transmission
 - *ns_adapter_rstn*, *fs_adapter_rstn* (AIB Plus only): used to reset the AIB Adapter registers, the AIB I/O register, and the calibration circuits.




Figure 5. AIB Signal Types

Two interconnected chiplets will have the same set of signals. Signals from the near and far sides will be connected, such as *ns_mac_rdy* and *fs_mac_rdy*. Near-side signals should not be interconnected (e.g., *ns_mac_rdy* from one chiplet should not be connected to *ns_mac_rdy* from the other chiplet); far-side signals should not be interconnected (e.g., *fs_mac_rdy* from one chiplet should not be connected to *fs_mac_rdy* from the other chiplet). This is indicated in Figure 6, but the crossed wires are for illustration only. Microbump locations (Section 6.3) ensure that connections will be straight lines.




Figure 6. Interconnecting Near-Side and Far-Side Signals

Signal	Description	Present in AIB Base	Present in AIB Plus
<i>TX</i>	Synchronous data transmitted from the near side.	X	X
<i>RX</i>	Synchronous data received from the far side.	X	X
<i>ns_fwd_clk/ns_fwd_clkb</i>	Near-side transfer clock, forwarded from the near side to the far side for capturing received data. (Section 2.1.6.1)	X	X
<i>fs_fwd_clk/fs_fwd_clkb</i>	Far-side transfer clock, forwarded from the far side to the near side for capturing received data. (Section 2.1.6.1)	X	X
<i>ns_rcv_clk/ns_rcv_clkb</i>	Receive-domain clock (Section 2.1.6.2) forwarded from the far side to the near side for transmitting data from the near		X

Signal	Description	Present in AIB Base	Present in AIB Plus
	side.		
<i>fs_rcv_clk/fs_rcv_clkb</i>	Receive-domain clock (Section 2.1.6.2) forwarded from the near side to the far side for transmitting data from the far side.		X
<i>ns_sr_clk/ns_sr_clkb</i>	Forwarded serial shift register clock from near side to far side chiplet, driven by free running clock.		X
<i>fs_sr_clk/fs_sr_clkb</i>	Forwarded serial shift register clock from far side to near side chiplet, driven by free running clock		X
<i>ns_sr_data</i>	Time-multiplexed data from near side to far side chiplet, aligned with <i>ns_sr_clk/ns_sr_clkb</i>		X
<i>ns_sr_load</i>	Load control signal from near side to far side chiplet, aligned with <i>ns_sr_clk/ns_sr_clkb</i>		X
<i>fs_sr_data</i>	Time-multiplexed data from slave to master chiplet, aligned with <i>fs_sr_clk/fs_sr_clkb</i>		X
<i>fs_sr_load</i>	(Parallel) Load control signal from slave to master chiplet, aligned with <i>fs_sr_clk/fs_sr_clkb</i>		X
<i>ns_mac_rdy</i>	MAC-ready signal from near-side to far-side chiplet.	X	X
<i>fs_mac_rdy</i>	MAC-ready signal from far-side to near-side chiplet.	X	X
<i>ns_adapter_rstn</i>	Asynchronous adapter reset signal from near-side to far-side chiplet		X
<i>fs_adapter_rstn</i>	Asynchronous adapter reset signal from far-side to near-side chiplet		X

Table 3. AIB Interface Signals

1.3.4.1 AIB Channel

AIB signals shall be grouped into AIB Channels. An AIB channel shall have a number of data signals not to exceed a limit determined by the microbump pitch of the chiplet.

The data signals may consist of half TX and half RX signals (“balanced” interface), all

TX signals (“all-TX” interface) or all RX signals (“all-RX” interface).

Microbump pitch (μm)	Data signals per channel (Increments)					
	TX			RX		
	Balanced	All-TX	All-RX	Balanced	All-TX	All-RX
55	20-80 (20)	20-160 (20)	0	20-80 (20)	0	20-160 (20)
10	20-320 (20)	20-640 (20)	0	20-320 (20)	0	20-640 (20)

Table 4. Number of Data Signals per Channel

1.3.4.2 AIB Column

AIB channels shall be grouped into an AIB column. All AIB channels within a column shall have the same configuration (Base or Plus) and the same number of data signals.

A column shall additionally include an AUX block adjacent to the first channel.

Block type	Number allowed per column
Channels	1, 2, 4, 8, 16, 24
AUX blocks	1

Table 5. Number of Channels per Column




Figure 7. An AIB Column

1.3.4.3 AIB data paths

Each data path within a channel shall comprise an I/O Block (Section 2.1) and, for AIB Plus implementations, an AIB Adapter (Section 2.2).




Figure 8. AIB Data Signals

1.3.4.4 AUX Block

The AUX block shall consist of two signals: *power_on_reset* and *device_detect*. These signals shall be used during power-up initialization (Section 3.2.1). There shall be one AUX block per column.

1.3.5 AIB-to-MAC Interface

The following signals shall constitute the interface to the MAC.

Signals	In (from MAC) Out (to MAC)	Description
Transmit data	In	For transmitting across the AIB link
Receive data	Out	Received through the AIB link
Clock	In	For transmitting data
<i>fs_fwd_clk</i>	Out	Received from the far side and converted from quasi-differential to single-ended (Section 2.1.6.1)
<i>fs_rcv_clk</i>	Out	Received from the far side and converted from quasi-differential to single-ended (Section 2.1.6.2).
<i>ns_mac_rdy</i>	In	For resetting near-side data transfers and communicating MAC readiness for calibration to the far side (Section 3.1)
<i>fs_mac_rdy</i>	Out	Indicates that the far-side MAC is ready to transmit data (Section 3.1)
<i>ns_adapter_rstn</i> (AIB Plus only)	In	Resets the AIB Adapter (section 3.1)
<i>ms_rx_dll_dcc_lock_req</i> <i>ms_tx_dll_dcc_lock_req</i> (AIB Plus only)	In	Initiates calibration of transmit and receive paths for a master interface (Section 3.2.3.3)
<i>sl_rx_dll_dcc_lock_req</i> <i>sl_tx_dll_dcc_lock_req</i> (AIB Plus only)	In	Initiates calibration of transmit and receive paths for a slave interface (Section 3.2.3.3)
<i>ns_tx_transfer_en</i> <i>ns_rx_transfer_en</i> (AIB Plus only)	Out	Indicate that calibration on the near side is complete for transmit and receive paths (Section 3.2.3.3)
<i>fs_tx_transfer_en</i> <i>fs_rx_transfer_en</i> (AIB Plus only)	Out	Indicate that calibration on the far side is complete for transmit and receive paths (Section 3.2.3.3)

Signals indicating any conditions that may cause de-assertion of data-transfer ready	Out	Sent to MAC for possible data-transfer ready de-assertion by MAC (Section 3.1)
Signals indicating any conditions that may cause AIB Adapter reset and recalibration	Out	Sent to MAC for possible adapter reset by MAC (Section 3.2.3)
User-defined shift-register bits (AIB Plus only)	In	For transmitting application-defined bits to the far side (Section 2.2.2.5.2)

Table 6. MAC Interface

2 Functional Specification

2.1 I/O Blocks

I/O blocks are divided into one of two types: *RX* or *TX*.

2.1.1 TX Block

A TX block shall register data before transmission. A DDR output (AIB Plus only; Section 2.1.3.2) shall combine two single-rate data streams into one double-rate stream.




Figure 9. SDR and DDR TX Blocks

Inputs to the I/O block shall be mapped according to Figure 10 and Figure 11. For DDR signaling, two AIB I/O inputs are multiplexed onto one output (for example, inputs 0 and 1 are mapped to output 0).






Figure 10. I/O Mapping: Transmit (AIB Base)



SDR



DDR

Figure 11. I/O Mapping: Transmit (AIB Plus)

2.1.2 RX Block

An RX block shall register incoming data using the forwarded clock. For a double-data-rate stream (AIB Plus only; Section 2.1.3.2), data shall be clocked into one of two registers, one for each edge of the clock.




Figure 12. SDR and DDR RX Blocks

Outputs from the I/O block shall be mapped according to Figure 13 and Figure 14. For DDR signaling, one AIB I/O input is split into two AIB Adapter signals (for example, input 0 is mapped to AIB Adapter inputs 0 and 1).






Figure 13. I/O Mapping: Receive (AIB Base)



SDR



DDR

Figure 14. I/O Mapping: Receive (AIB Plus)

2.1.3 Data Exchange

AIB data signals shall be exchanged either as single-data-rate (SDR; AIB Base or Plus) or double-data-rate (DDR; AIB Plus only).

2.1.3.1 SDR Data Exchange

AIB Base interfaces shall exchange data using a single-data-rate (SDR) relationship between the clock and data. Data shall be transmitted on the falling edge of the clock.

AIB Plus implementations shall also implement SDR data signals.




Figure 15. SDR Data/Clock Timing

2.1.3.2 DDR Data Exchange (AIB Plus only)

AIB Plus interfaces shall be capable of exchanging data using a double-data-rate (DDR) relationship between the clock and data. When using DDR exchange, data shall be transmitted on both rising and falling edges of the clock.

All data signals within an AIB channel shall use the same data exchange format.




Figure 16. DDR Data/Clock Timing

An AIB I/O shall be capable of both SDR and DDR data exchange regardless of which option is selected for a specific application.

2.1.3.3 Signal Skew

Skew between data edges within a channel and between clock and data edges within a channel shall meet the following specification, where a unit interval (UI) is illustrated in Figure 17.

Symbol	Parameter	Measured at near-side output	Measured at far-side input
t_{DS}	Maximum data-to-data skew	0.04 UI	0.06 UI
t_{DCS}	Maximum data-to-clock skew	0.02 UI	0.03 UI

Table 7. Skew Specifications




Figure 17. Unit Intervals for SDR, DDR Clocks

Skew relationships are illustrated in Figure 18. The relationships and specifications shall be met by *TX* signals, *ns_fwd_clk*, and *ns_fwd_cklb*, and by *ns_sr_clk*, *ns_sr_cklb*, *ns_sr_data*, and *ns_sr_load*.




Figure 18. Skew Relationships

2.1.4 Tristate

All output signals shall be capable of being put into tristate.

2.1.5 Weak Pull-Up and Pull-Down

All inputs and outputs shall have an associated weak pull-up and weak pull-down with the equivalent driving strength of 10 – 20 kΩ. The inputs and outputs shall be configurable either with the pull-up, with the pull-down, or with neither the pull-up nor the pull-down.

2.1.6 Data-clock operation

An AIB Base interface shall have one transmit clock option: the forwarded clock. An AIB Plus interface shall have two transmit clock options: the forwarded clock or the receive-domain clock. The data sheet for a chiplet with an AIB Plus interface should document the clocking choice implemented.

2.1.6.1 Forwarded Transmit Clock

An AIB Base or AIB Plus channel shall forward its transmit clock to the far side. The clock signal shall be quasi-differential when moving from one chiplet to the other.

The near side shall receive the forwarded clock from the far side. Once converted from quasi-differential to single-ended, the clock shall be made available to the MAC.




Figure 19. Forwarded Clock – Transmit




Figure 20. Forwarded Clock – Receive

2.1.6.2 Receive-Domain Transmit Clock (AIB Plus only)

An AIB Plus channel may use the receive-domain clock from the far side as its transmit clock. The receive-domain clock shall be quasi-differential when moving from one chiplet to the other.

If used, the receive-domain clock shall be forwarded back to the far side for data capture in order to maintain the required phase relationship between the transmitted data and the clock.

The receive-domain clock shall also be available to clock the AIB Adapter and to the MAC.

An AIB Plus interface may generate an active or inactive receive-domain clock. If active, the data sheet should document the receive-domain clock frequency. If inactive, the data sheet should document that fact.




Figure 21. Receive-Domain Clock – Transmit




Figure 22. Receive-Domain Clock – Receive

2.1.6.3 Clock Duty Cycle Requirements

The forwarded clock signal shall meet the following duty-cycle specification.

Symbol	Parameter		Near end
t _{FDCD}	Maximum forwarded-clock DCD	SDR	±10%
		DDR	±3%
t _{RDCD}	Maximum receive-domain clock DCD		±10%

Table 8. Clock Duty-Cycle Requirements

2.1.6.4 Optional Forwarded-Clock Duty-Cycle Correction (AIB Plus only)

The transmit clock may pass through a duty-cycle correction (DCC) block prior to clocking the transmit register and prior to being forwarded if necessary for meeting the clock duty-cycle specification under all conditions of voltage and temperature (Section 2.1.6.3).

If the DCC is not present, calibration shall proceed as if it were (Section 3.2.3).




Figure 23. Duty-Cycle Correction

2.1.6.5 Optional Forwarded Clock Phase Selection (AIB Plus only)

The received forwarded clock may pass through a delay-locked loop (DLL) for phase selection before clocking the capture register if necessary to ensure correct data sampling under all conditions of voltage and temperature.

If the DLL is not present, calibration shall proceed as if it were (Section 3.2.3).




Figure 24. Delay-Locked Loop

2.1.7 Latency

The latency for a signal from the input of a transmitting I/O block to the transmitted output, or from a received input to the output of the receiving I/O block, shall comply with Table 9. Latency Specification and Figure 25. The specified latency does not include analog delays through the transmitting output buffer, the receiving input buffer, or the interposer traces.

Latency path	SDR	DDR
Transmitting	1 UI	1.5 UI
Receiving	1 UI	1.5 UI

Table 9. Latency Specification




Figure 25. Latency Measurement

2.1.8 Asynchronous mode

I/O blocks that pass *xx_mac_rdy* and *xx_adapter_reset* signals shall operate in an asynchronous mode.




Figure 26. Asynchronous I/O Mode.

2.1.9 Mismatched Interfaces

The near side shall interoperate with a far side having a different number of I/Os than the near side provided:

- The two interfaces are of the same type (AIB Base or AIB Plus)
- The interfaces are aligned on the *spare* bumps.

If a near-side interface is connected to a far-side interface having fewer I/Os than the near-side interface, then the unused I/Os in the near-side interface shall be placed into standby mode (Section 3.1.1).




Figure 27. Mismatched Interfaces

2.1.10 Unused Channels

Any unused channels shall have the same number of data signals as the used channels. The data signals in the unused channels shall be put into standby mode.

2.2 AIB Adapter (AIB Plus only)

The AIB Adapter shall provide data retiming, sideband control signals, and calibration control for DDR mode. There shall be one AIB Adapter per channel.

2.2.1 Data-Retiming Register

Within an AIB Plus interface, the AIB Adapter shall implement at least one retiming register in the data path on the transmit and receive sides. All data signals within a channel shall be configured identically. The data sheet should indicate the latency through the AIB Adapter.




Figure 28. Retiming Register

2.2.2 Sideband Control Signals

An AIB interface shall provide control signals for calibration and communication of control and status information between the near-side and far-side chiplets. These signals shall be time-domain multiplexed onto a single data line. Internal signals shall be first loaded into a parallel register before being shifted out serially, starting with the most-significant bit (MSB). Received serial signals shall be loaded into a parallel register upon assertion of the received *load* signal. A *load* signal (Section 2.2.2.3) shall coordinate the timing of the loading from and to parallel registers. The *load* signal shall be generated on the sending side and shall be forwarded from the sending chiplet to the receiving chiplet.

The sideband control shift register shall be clocked by a free-running clock (Section 2.2.2.2) such that the shift registers shall constantly send data. It shall not be possible to stop or restart the sending of sideband control signals.




Figure 29. Sideband Control Shift Registers

2.2.2.1 Shift-Register Configurations

The definition of the shift register and the position of signals shall depend upon whether the interface is a master, slave, or dual-mode.

2.2.2.1.1 Master Interface

A master interface shall include two shift registers: one for transmitting master sideband control signals to the slave (the master shift register), and one for receiving sideband control signals from the slave (the slave-copy shift register). The master shift register shall contain 81 bits. The slave-copy shift register shall contain 73 bits. All bits shall be implemented regardless of whether optional signals are implemented. Any signals not implemented shall permanently maintain their default values as defined in Table 50.




Figure 30. Master Sideband Control Shift Register

2.2.2.1.2 Slave Interface

A slave interface shall include two shift registers: one for transmitting slave sideband control signals to the master (the slave register), and one for receiving sideband control signals from the master (the master-copy shift register). The slave shift register shall contain 73 bits. The master-copy shift register shall contain 81 bits. All bits shall be implemented regardless of whether optional signals are implemented. Any signals not implemented shall permanently maintain their default values as defined in Table 51




Figure 31. Slave Sideband Control Shift Register

2.2.2.1.3 Dual-Mode Interface

When configured as a master, a dual-mode interface shall implement an output shift register configured as a master and an input shift register configured as a slave. When configured as a slave, a dual-mode interface shall implement an output shift register configured as a slave and an input shift register configured as a master.

The *dual_mode_select* signal (Section 1.3.3.2) shall select the shift-register configuration appropriate to the selected mode.

2.2.2.2 Free-Running Clock

The shift registers shall be clocked by a free-running clock. The free-running clock shall be generated on the master side and forwarded to the slave side.

The free-running clock shall be independent of the data clocks. It shall run continuously during operation. It shall have a frequency within the range specified in Table 10.

Parameter	Min	Max
Free-Running Clock Frequency	600 MHz	1 GHz

Table 10. Free-Running Clock Frequency

2.2.2.2.1 Free-Running Clock Generation

The master interface chiplet shall be responsible for generating the free-running clock and distributing it to the slave interface via the *sr_clk* signal (*ns_sr_clk* when sent from the near side; *fs_sr_clk* when received from the far side). If an external oscillator is used to generate the free-running clock, then output of that oscillator shall be run through the master interface before it is distributed to the slave interface via *sr_clk* in order to ensure the correct phase relationships between the free-running clock and the *load* signal (Section 2.2.2.3).




Figure 32. Free-running Clock Generation Options

2.2.2.3 Load Signal

An *sr_load* signal (*ns_sr_load* when sent from the near side; *fs_sr_load* when received from the far side) shall provide synchronous data transfer between parallel and serial shift registers. It shall be created from the free-running clock by a sideband-control state machine and transmitted as an SDR signal (Figure 15). The frequency of the *load* signal shall be the free-running clock frequency divided by one more than the number of bits in the shift register (i.e., 1/74 or 1/82).

The *sr_load* signal shall remain LO until asserted HI; it shall remain asserted HI for one clock cycle before being de-asserted LO.

When transmitting sideband control signals, the control signal data shall be clocked into the parallel register when the *load* signal is asserted. When receiving sideband control

signals, the received serial data shall be transferred into the parallel register when the *load* signal is asserted.

There shall be no valid control-bit data when the *load* signal is asserted. The MSB shall be shifted out on the falling edge of the *load* signal.

2.2.2.4 Control Signal Timing

When loading a new sideband control signal value into the parallel register for shifting out, the value presented to the parallel load register shall remain valid for at least the maximum time between *load* assertions.

The first bit of the shift register to be shifted out when transmitting shall be the MSB (bit 72 or 80); the last bit to be shifted in when receiving shall be the LSB (bit 0).




Figure 33. Sideband-Control Shift-Register Timing

2.2.2.5 Control Signals

Sideband control signals fall into one of the following categories:

- Calibration handshake
- Selective reset
- User-defined
- Reserved

The bits for any unused signals shall be maintained with default values for correct shift-register length.

2.2.2.5.1 Calibration Bits

Calibration bits shall be generated by internal state machines as described in Section

3.2.3.

2.2.2.5.2 User-Defined Bits

User-defined bits are available for application use. Since both sides need to understand the function of user-defined bits, using these bits may limit chiplet interoperability. If implemented in an application, user-defined bits should be described in the chiplet data sheet.

2.2.2.5.3 Shift-Register Signals

Table 11 defines the sideband control signals for master and slave chiplets. The table is organized by signal type; in-order signal tables with default values are provided in Section 7.2. *ms* prefixes refer to signals originating on the master side; *s/* prefixes refer to signals originating on the slave side.

Signal name	Signal function	Bits	Signal origin (far-side or MAC)	Bit number	
				Master	Slave
Calibration (Section 3.2.3)					
<i>ms_osc_transfer_en</i> <i>sl_osc_transfer_en</i>	Oscillator calibration complete	1	FS	80	72
<i>ms_tx_dcc_cal_done</i> <i>sl_tx_dcc_cal_done</i>	TX DCC calibration complete	1	FS	68	31
<i>ms_rx_transfer_en</i> <i>sl_rx_transfer_en</i>	RX calibration complete	1	FS	75	70
<i>ms_rx_dll_dcc_lock_req</i> <i>sl_rx_dll_dcc_lock_req</i>	Start RX calibration	1	MAC	NA	69
<i>ms_rx_dll_lock</i> <i>sl_rx_dll_lock</i>	RX DLL locked	1	FS	74	68
<i>ms_tx_transfer_en</i> <i>sl_tx_transfer_en</i>	TX calibration complete	1	FS	78	64
<i>ms_tx_dll_dcc_lock_req</i> <i>sl_tx_dll_dcc_lock_req</i>	Start TX calibration	1	MAC	NA	63
User-defined					
<i>external_cntl[]</i>	Defined by protocol and/or application	sl: 30 ms: 63	MAC or FS	0-4 8-65	32-57 28-30 0-26
Other					
Reserved			NA	79 76-77 69-73 66-67 5-7	71 65-67 58-62 27

Table 11. Sideband Control Signals

3 Reset and Initialization

3.1 Data-Transfer Ready

A data-transfer ready signal shall be made available for control by the MAC layer. The data-transfer ready signal may be de-asserted due to application-driven changes, including but not limited to:

- An intentional change in clock frequency
- Receipt of bad data

De-asserting the data-transfer ready signal may also be necessary due to conditions within the AIB interface, which may include but are not limited to:

- Completion of configuration during power-up
- Initiation of reset by the far side
- Loss of DLL lock

Internal AIB conditions indicating the need for de-assertion of the data-transfer ready signal shall be sent to the MAC so that the MAC can de-assert the data-transfer ready signal.

For AIB Plus interfaces, once data-transfer ready has been re-asserted after having been de-asserted, the AIB Adapter shall be re-calibrated (Section 3.2.3). The reverse is not true: calibration may be initiated without de-asserting data-transfer ready first.

3.1.1 Standby Mode

A signal shall be placed into standby mode by one of the following means:

- Driving the signal LO
- Putting the signal into tristate and enabling the weak pull-down.

During initialization, data outputs shall be placed into standby mode.

3.1.2 Data-Transfer Ready Signals

Each channel shall have an *ns_mac_rdy* signal that is controlled by the near-side MAC. When the *ns_mac_rdy* signal is asserted HI by the MAC, it shall indicate that the near side is ready for calibration and data transfer. De-assertion of *ns_mac_rdy* shall affect only its own channel; other channels may continue transmitting data.

The *ns_mac_rdy* signal shall be forwarded to the far side, where it shall be received on the *fs_mac_rdy* input in order to inform the far-side MAC that the near-side MAC is or is not ready for calibration.

3.1.3 The Effects of De-asserting Data-Transfer Ready

While the *ns_mac_rdy* signal is de-asserted:

- Data transmission shall halt

- Data outputs shall be placed into standby mode (Section 3.1.1)
- The clock output *ns_fwd_clk* shall go into standby mode.
- The reset signal *ns_mac_rdy* shall be sent to the far side of the interface in order to communicate that data transmission has halted and to allow for the far side to be reset.

The contents of retiming registers (Section 2.2.1) shall be undefined following de-assertion of data-transfer ready.

De-assertion of the data-transfer ready signal shall not affect the free-running clock signals or the sideband-control signals.

3.2 Initialization

Initialization will consist of two or three steps in sequence:

- Power-on reset synchronization
- Configuration
- Calibration (AIB Plus only)




Figure 34. AIB Initialization

If there are multiple AIB Plus interfaces on a single chiplet, they shall all come out of configuration at the same time, but they may complete adapter reset and calibration at different times depending on implementation.

3.2.1 Power-on Reset Synchronization

Power-on reset, being the first step in initialization, shall not require any features enabled by configuration, since configuration will not occur until after power-on reset.

3.2.1.1 Power-on Reset Signals

Two signals shall participate in power-on reset: *power_on_reset* and *device_detect*. Their function shall depend on whether the interface is a master, a slave, or dual-mode (Section 1.3.3).

- For master interfaces:

- *power_on_reset* shall be implemented as an input.
 - *device_detect* shall be implemented as an output.
- For slave interfaces:
 - *power_on_reset* shall be implemented as an output.
 - *device_detect* shall be implemented as an input.
- For dual-mode interfaces, the *dual_mode_select* (Section 1.3.3.2) signal shall select the function of the *power_on_reset* and *device_detect* signals as input/output (master) or output/input (slave).

3.2.1.2 Power-on Reset Sequence

During power-on reset, all input and output signals shall be placed into standby mode (Section 3.1.1). The power-on reset sequence shall proceed as follows:

1. The master interface shall assert its *device_detect* signal HI to indicate its presence to slave interfaces on different chiplets. If no *device_detect* signal is detected by the slave, then the slave may act both to ensure that it and its chiplet are in a safe state and to alert the MAC.
2. Each chiplet shall implement its own power-on reset routine. At the beginning of the routine, slave interfaces shall assert their *power_on_reset* signals HI.
3. When a chiplet completes its power-on reset sequence:
 - a. Master interfaces shall begin the configuration stage.
 - b. Slave interfaces shall de-assert their *power_on_reset* signals LO and begin the configuration stage.




Figure 35. Power-on reset synchronization

3.2.1.3 Unused Interfaces

In order to ensure correct operation for chiplets with unused master interfaces, the *power_on_reset* inputs for those unused interfaces shall have weak pull-ups.

In order to ensure correct operation for chiplets with unused slave interfaces, the *device_detect* inputs for those unused interfaces shall have weak pull-downs.

3.2.1.4 Test Provision

In order to test the power-on reset sequence at the wafer level, two signals shall be provided for use by automated test equipment to override the *power_on_reset* and *device_detect* signals when there is no master/slave pair available. *por_ovrd* overrides the *power_on_reset* signal, and *device_detect_ovrd* overrides the *device_detect* signal.

3.2.2 Configuration

Configuration may include:

- Host chiplet configuration (in the case of an FPGA or similar chiplet)
- AIB interface configuration
- AIB redundancy activation

The *ns_mac_rdy* signal shall be de-asserted LO during configuration and shall be asserted HI when configuration completes and the chiplet is ready for calibration and data transfer. The clock input from the MAC shall be stable prior to assertion of *ns_mac_rdy*.

3.2.2.1 Output State During Configuration

All outputs, including data outputs, the free-running clock output, sideband-control output, reset outputs, and adapter reset outputs shall be in standby mode (Section 3.1.1) during configuration. The free-running clock output, sideband-control output, reset outputs, and adapter reset outputs must come out of standby mode upon completion of configuration.

3.2.2.2 Chiplet Configuration

Configuration of any non-AIB aspects of the chiplet is outside the scope of this specification.

3.2.2.3 AIB Interface Configuration

3.2.2.3.1 Power-Up Configuration

All intended AIB features shall be configured at power-up.

3.2.2.3.2 JTAG Configuration

The chiplet data sheet should document the configuration requirements that allow for successful implementation of JTAG EXTEST and INTEST operations.

3.2.2.3.3 Free-Running Clock Oscillator Stability (AIB Plus only)

Within a master interface, the oscillator used for the free-running clock shall be stable before configuration is complete.

3.2.2.3.4 Sideband Control Shift Register Readiness (AIB Plus only)\

The sideband control shift register shall be operational once configuration is complete.

3.2.2.3.5 Configuration Completion Signals

Each chiplet shall have a *conf_done* signal. *conf_done* shall be an open-drain output. It shall be asserted LO when configuring, and it shall be released when configuration of all interfaces on the chiplet is complete, the analog circuits are stable, and the free-running clock is stable. *conf_done* shall indicate only that AIB configuration is complete. No other configuration completion (MAC, FPGA, etc.) shall be included in the generation of

the *conf_done* signal.

All *conf_done* signals from all chiplets of a module should be connected in a wired-AND configuration to generate a module-level *CONF_DONE* signal that shall be HI when all chiplets on the module have completed AIB configuration. The pull-up resistor used to implement the wired-AND function may reside on the module containing the chiplets with AIB interfaces, or it may reside off the module. The *CONF_DONE* signal should be provided as an output of the module regardless of the resistor placement.




Figure 36. Configuration completion signals.

Data outputs shall remain in standby mode (Section 3.1.1) until *CONF_DONE* is asserted.

The resistance and V_{DD} values should comply with

Parameter	Value
Pull-up resistance	1 k Ω
Pull-up V_{DD}	0.9 V

Table 12. Wired-AND Pull-Up Guidelines

3.2.3 Calibration (AIB Plus only)

The calibration sequence shall proceed as follows:

- Adapter reset
- Free-running-clock synchronization
- Data path calibration

The adapter reset phase and free-running-clock synchronization phase may run concurrently.

3.2.3.1.1 Adapter Reset Signal

An AIB interface shall have an *ns_adapter_rstn* signal that is asserted by the MAC. It shall be forwarded to the far side of the interface, driving the far side's *fs_adapter_rstn* input. Likewise, the interface shall have an *fs_adapter_rstn* input that accepts the *ns_adapter_rstn* signal from the far side.




Figure 37. Adapter Reset

When either the near-side or far-side adapter reset signal is asserted LO, the adapter shall reset the calibration state machines. If adapter reset follows de-assertion of data-transfer ready, *ns_mac_rdy* must be asserted HI before *ns_adapter_rstn* is asserted HI.

3.2.3.2 Free-Running-Clock Synchronization

The free-running clocks are synchronized across the interface according to Figure 38. The numbers in black indicate the sequence of steps.




Figure 38. Free-running Clock Calibration State Machine

3.2.3.3 Data-Path Calibration

Data-path calibration shall be implemented via state machines on the master and slave sides of the interface that intercommunicate via the sideband control signals.




Figure 39. Data-Path Calibration Architecture

Following the de-assertion of the adapter-reset signal(s), a calibration request shall be made by asserting a calibration request signal. Separate calibration sequences shall be used for a master transmitting to a slave (Section 3.2.3.3.6) and a slave transmitting to a master (Section 3.2.3.3.7). The two sequences may occur in any order or concurrently.

3.2.3.3.1 Adapter Reset

Data-path calibration shall be initiated when the MAC layer asserts the *ns_adapter_rstn* signal LO or the far side asserts the *fs_adapter_rstn* signal LO. If the data-transfer ready signal was de-asserted prior to the start of calibration, then the *ns_mac_rdy* signal must be asserted HI prior to asserting the adapter-reset signals HI

The MAC must de-assert the adapter-reset signal prior to requesting calibration start.

3.2.3.3.2 Calibration Request

Calibration can be requested by either the master or the slave using the *ms_xx_dcc_dll_cal_req* signal or the *sl_xx_dcc_dll_cal_req* signal, respectively, where “xx” is *tx* or *rx* according to the direction of dataflow.

Calibration initiator	Dataflow direction	Initiation signal
Master	Master to slave	<i>ms_tx_dcc_dll_lock_req</i>
Slave	Master to slave	<i>sl_rx_dcc_dll_lock_req</i>
Master	Slave to master	<i>ms_rx_dcc_dll_lock_req</i>
Slave	Slave to master	<i>sl_tx_dcc_dll_lock_req</i>

Table 13. Calibration Initiation Signals

Calibration for a dataflow direction shall commence when both master and slave side have asserted their calibration request signals for that dataflow direction. Calibration request signals shall remain asserted until a new calibration is requested.

3.2.3.3.3 DCC Calibration

Upon receipt of an *xx_dcc_dll_cal_req* signal, the DCC shall be calibrated. The means of calibration is not specified and is left to the designer. If the optional DCC is not present, then the state machines in Section 3.2.3.3 shall remain the same, with the DCC calibration state serving only to provide a signal indicating DCC calibration completion.

3.2.3.3.4 DLL Calibration

Following DCC calibration, the receiving DLL shall be calibrated. The means of calibrating the DLL is not specified and is left to the designer.

If the optional DLL is not present, then the state machine in Section 3.2.3.3 shall remain the same, with the DLL lock state serving only to provide a signal indicating DLL lock completion.

3.2.3.3.5 Calibration Completion

Calibration completion shall be indicated by the following signals. Full completion shall be indicated when all four signals are asserted HI. All four signals, once asserted, shall remain asserted until a new calibration sequence is requested.

Calibration Completion Signal	Meaning
<i>ms_tx_transfer_en</i>	Master transmit block has completed calibration.
<i>ms_rx_transfer_en</i>	Master receive block has completed calibration
<i>sl_tx_transfer_en</i>	Slave transmit block has

	completed calibration
<i>sl_rx_transfer_en</i>	Slave receive block has completed calibration

Table 14. Calibration Completion Signals

3.2.3.3.6 Calibration of Master-to-Slave Datapath

Master-to-slave calibration shall comply with Figure 40. The numbers in black indicate the sequence of steps. The *ms_osc_transfer_alive* signal shall come from the free-running clock synchronization state machine (Section 3.2.3.2).




Figure 40. Master-to-Slave Datapath Calibration State Machine

Signals used in the master-to-slave calibration sequence are listed in Table 15.

Signals	Description
<i>sl_rx_dcc_dll_lock_req</i>	Request from slave to start calibration. Once asserted, shall remain asserted until a new calibration is requested.
<i>ms_tx_dcc_dll_lock_req</i>	Request from master to start calibration. Once asserted, shall remain asserted until a new calibration is requested.
<i>ms_tx_dcc_cal_done</i>	Indicates that master has completed its DCC calibration. Once asserted, shall remain asserted until a new calibration is requested.
<i>sl_rx_dll_lock</i>	Indicates that slave has completed its DLL lock procedure. Once asserted, shall remain asserted until a new calibration is requested.
<i>sl_rx_transfer_en</i>	Indicates that slave has completed its RX path calibration and is ready to receive data. Once asserted, shall remain asserted until calibration is complete.
<i>ms_tx_transfer_en</i>	Indicates that master has completed its TX path calibration and is ready to receive data.

Table 15. Master-to-Slave Calibration Signals

3.2.3.3.7 Calibration of Slave-to-Master Datapath

Master-to-slave calibration shall comply with Figure 41. The numbers in black indicate the sequence of steps. The *ms_osc_transfer_alive* signal shall come from the free-running clock synchronization state machine (Section 3.2.3.2).




Figure 41. Slave-to-Master Datapath Calibration State Machine

Signals	Description
<i>sl_tx_dcc_dll_lock_req</i>	Request from slave to start calibration. Once asserted, shall remain asserted until a new calibration is requested.

Signals	Description
<i>ms_rx_dcc_dll_lock_req</i>	Request from master to start calibration. Once asserted, shall remain asserted until a new calibration is requested.
<i>sl_tx_dcc_cal_done</i>	Indicates that slave has completed its DCC calibration. Once asserted, shall remain asserted until a new calibration is requested.
<i>ms_rx_dll_lock</i>	Indicates that master has completed its DLL lock procedure. Once asserted, shall remain asserted until a new calibration is requested.
<i>sl_tx_transfer_en</i>	Indicates that slave has completed its TX path calibration and is ready to receive data. Once asserted, shall remain asserted until calibration is complete.
<i>ms_rx_transfer_en</i>	Indicates that master has completed its RX path calibration and is ready to receive data. Once asserted, shall remain asserted until calibration is complete.

Table 16. Slave-to-Master Calibration Signals

3.3 Redundancy

In order to improve interposer assembly yields, AIB interfaces shall implement a redundancy scheme. Data signals, clocks, and sideband control signals (AIB Plus only) shall implement an active redundancy scheme; *power_on_reset* and *device_detect* signals shall implement a passive redundancy scheme.

3.3.1 Active Redundancy

Within each channel, two *spare* bumps shall be provided for implementation of active redundancy.

If a connection from one chiplet to another is either open or shorted, that signal shall be rerouted two signals away. All signals in the direction of the signal shift shall also have their signals rerouted by two signals. The shift shall terminate at the *spare* bumps. Signal shifting shall occur only between the faulty signal and the *spare* signal.

This signal shift shall be implemented by both interconnected chiplets.




Figure 42. Redundancy Routing

When a faulty connection is detected and repaired, the output cell connected to the faulty connection shall be placed into standby mode.

For channels with unused data signals (Section 2.1.9), only used data signals shall be rerouted.

If two or more connections within one channel are faulty, then it shall not be possible to repair the connection.




Figure 43. Direction of Redundancy Signal Shift

3.3.1.1 Neighboring-Cell Requirements

Each I/O cell, in addition to implementing its primary function, shall be capable of

implementing the function of a neighboring rerouted signal. Specifically:

- The *spare* cells shall be configurable as output or input.
- Synchronous cells (outputs, inputs, clocks) that may carry rerouted asynchronous signals (control signals) shall be capable of asynchronous mode (Section 2.1.8).
- Asynchronous cells (control signals) that may carry rerouted synchronous signals (outputs, inputs, clocks) shall be capable of SDR synchronous mode (Section 2.1.3).

3.3.1.2 Redundancy Storage

During module test, if it is determined that a signal connection within a channel between two chiplets is faulty, the necessary redundancy activation shall be determined and stored in each chiplet.

3.3.1.3 Redundancy Activation

With each power-up event, the stored redundancy information shall be retrieved and applied.

3.3.1.4 Redundancy Documentation

Each chiplet should document both how to store redundancy and how to retrieve and activate redundancy in the data sheet.

3.3.2 Passive Redundancy

Two signals shall be active prior to configuration: *power_on_reset* and *device_detect*. In order to improve yields with respect to these signals, two bumps shall be provided for each signal, and both bumps shall be soldered down to connect to two separate identical traces on the interposer. This passive redundancy scheme shall repair opens, but not shorts.

4 Electrical Specification

4.1 Eye Diagram

Compliance of data and clock signals shall be verified using a compliance mask on an eye diagram that specifies the minimum voltage swing ($H_I - L_O$), the minimum duration during which the output voltage will be stable, and the maximum allowed over- and undershoot.




Figure 44. Compliance Eye Mask

Compliance is measured both at output bumps and at input bumps. The connection between the near end and the far end is referred to as the *trace*.

For the receive-domain clock (Section 2.1.6.2), the near end is on the receiving side, since that is where that clock originates; the far end becomes the transmitting side. Timing specifications for the receive-domain clock are more stringent than those of the forwarded clock since the receive-domain clock traverses a trace from near end to far end before being forwarded across a second trace.

Signals shall meet the voltage and timing specifications provided in Table 17.

- Delays are specified in terms of *unit interval*, or *UI*. This refers to the minimum interval between data changes, and it is therefore a function of the clock frequency.
- Near-end timing specifications reflect microbumps with 55- μm pitch and a 0.5-fF capacitive load.
- Skew parameters are measured from the center of the eye.
- Jitter margin shall include all possible jitter contributors within the chiplet, including but not limited to reference clock jitter; intrinsic jitter contributed by any phase-locked loop, clock-data recovery, delay-lock loop, or the clock network; jitter caused by power-supply noise; and jitter caused by switching noise.

Symbol	Parameter		Near end	Trace	Far end
V_{EH}	Minimum difference between LO and HI (eye diagram height)		± 90 mV		± 90 mV
V_{HI}	Minimum output voltage for HI state		0.7 V		0.7 V
V_{LO}	Maximum output voltage for LO state		0 V		0 V
V_{OSmin}	Minimum output swing		0.7 V		0.7 V
V_{OSmax}	Maximum output swing		0.9 V		0.9 V
t_{EW}	Minimum duration of valid output (eye diagram width)	Data	0.56 UI	0.1 UI	0.4 UI
		Forwarded Clock	0.56 UI	0.1 UI	0.4 UI
t_{BEW}	Minimum duration of valid output (eye diagram width) for receive-domain clock		0.66 UI	0.1 UI	0.56 UI

Table 17. Electrical signal specifications

4.2 Overshoot and Undershoot

Signal overshoot and undershoot shall meet the specification in Table 18. Overshoot and Undershoot Specifications, where the symbols are illustrated in Figure 45. Overshoot and Undershoot.

Symbol	Parameter	Level	Units
V_{OA}	Maximum peak overshoot amplitude	$0.25 \cdot V_{OS}$	V
V_{UA}	Maximum peak undershoot amplitude	$-0.25 \cdot V_{OS}$	V
T_{OD}	Maximum overshoot duration	0.4	ns
T_{UD}	Maximum undershoot duration	0.4	ns

Table 18. Overshoot and Undershoot Specifications




Figure 45. Overshoot and Undershoot

4.3 Electrostatic Discharge (ESD) Protection

AIB microbumps shall meet the ESD specifications in Table 19.

Parameter	Microbump Pitch	Minimum
Discharge voltage (CDM)	55 μm	70 V
	10 μm	TBD
Discharge current	55 μm	0.5 A
	10 μm	TBD

Table 19. ESD Specifications

5 JTAG

5.1 JTAG I/Os

All JTAG I/Os shall be fully compliant with the JTAG specification, IEEE 1149.1.

5.2 JTAG cells

JTAG cells are simplified to eliminate the launch register. This means that:

- Data being shifted into the scan chain will be immediately applied during the shifting process without need for transferring the data from the chain into the launch registers. As data will be presented temporarily while being shifted, the data shall cause no undesired behavior while being shifted.
- It shall be possible to connect AIB JTAG cells into a single scan chain.
- It shall not be possible to create a single scan chain that mixes both standard JTAG cells and AIB JTAG cells.

The JTAG scan chain shall include all control and data I/Os, but not the *power_on_reset* or the *device_detect* signals.

5.3 AIB Private JTAG instructions

Manipulation of an AIB interface shall use the following private JTAG instructions. The operation codes should be documented in the chiplet data sheet.

Instruction Name	Description
AIB_SHIFT_EN	Enables boundary-scan register contents to be shifted out to TDO while test data is shifted into the boundary-scan registers via TDI.
AIB_SHIFT_DIS	Disables shifting of boundary-scan data out to TDO or in from TDI.
AIB_TRANSMIT_EN	Enables the forcing of a value onto output pins.
AIB_TRANSMIT_DIS	Disables the forcing of a value onto output pins
AIB_RESET_EN	Reset the registers in the input and output cells. Not effective until AIB_RESET_OVRD_EN is asserted to override the operational reset signal.
AIB_RESET_DIS	De-assert the reset signal from the registers in the input and output cells. Not effective until AIB_RESET_OVRD_EN is asserted to override the operational reset signal.
AIB_RESET_OVRD_EN	Applies the reset state set by AIB_RESET_EN or AIB_RESET_DIS, overriding the operational reset signal.
AIB_RESET_OVRD_DIS	Applies the reset state set by the operational reset signal.
AIB_WEAKPU_EN	Enable weak pull-up on all AIB IO blocks within a column.
AIB_WEAKPU_DIS	Disable weak pull-up on all AIB IO blocks within a column.
AIB_WEAKPDN_EN	Enable weak pull-down on all AIB IO blocks within a column.
AIB_WEAKPDN_DIS	Disable weak pull-down on all AIB IO cells within a column.
AIB_INTEST_EN	Enable testing of data path between the MAC layer (AIB Base) or the AIB Adapter (AIB Plus) and the I/O block.
AIB_INTEST_DIS	Disable testing of data path between the MAC layer (AIB Base) or the AIB Adapter (AIB Plus) and the I/O block.
AIB_JTAG_CLKSEL	Select the JTAG clock or the operational clock for the register in the I/O block. Takes an argument: if HI, then the JTAG clock is selected; if LO, then the operational clock is selected.

Table 20. Private JTAG instructions

6 Physical Signal Arrangement

6.1 Interface Orientation

Die orientation shall be with respect to the die facing up with the alignment mark (or the [0,0] origin) at the lower left. Sides shall be referred to as East/West/North/South with respect to this orientation. Interface orientation should be documented in the chiplet data sheet.

- The west interface shall have Channel 0 at the bottom. This shall be a slave or dual-mode interface.
- The north interface shall have Channel 0 at the left. This shall be a slave or dual-mode interface.
- The east interface shall have Channel 0 at the bottom. This shall be a master or dual-mode interface.
- The south interface shall have Channel 0 at the left. This shall be a master or dual-mode interface.
- The AUX block shall be placed at the end of a column, next to Channel 0.




Figure 46. Interface Orientation

This convention facilitates interconnection of interfaces between chiplets in a way that ensures correct master/slave and channel/AUX interconnect (Figure 47).




Figure 47. Standard Chiplet-to-Chiplet Interconnection

In the event of a chiplet being rotated from the standard orientation prior to being connected, the interface on the rotated chiplet must be dual-mode and configured to ensure a master/slave relationship (example shown in Figure 48). This is intended to facilitate straight, balanced signal connections. The long AUX (Section 1.3.4.4) connections are acceptable, since these are static signals.




Figure 48. Rotated Chiplet-to-Chiplet Interconnection

6.2 Bump Configuration

6.2.1 55- μm Bump Pitch

Microbumps shall be configured in a staggered array as shown in (figure ref)




Figure 49. Bump Spacing for 55- μm Microbump Array

The spacing of the microbump array shall meet the following specifications.

Symbol	Description	Value (μm)
X1	Aligned-row bump-to-bump pitch	55
X2	Staggered-row bump-to-bump pitch	27.5
Y	Aligned-column bump-to-bump pitch	104.16

Table 21. Bump Spacing Specifications for 55- μm Bump Array

6.2.2 10- μm Bump Pitch

TBD

6.3 Bump Assignment Process

The bump assignment process is based on the signal relationships for Balanced, All-TX, and All-RX configurations for both AIB Base and AIB Plus, as illustrated in Figure 50 and Figure 51.




Figure 50. Signal Relationships for AIB Base Configurations




Figure 51. Signal Relationships for AIB Plus Configurations

6.3.1 Data-Signal Bump Assignment

Because a channel may have from 40 to 160 or 640 data signals in increments of 40, specific bump assignments for every possible configuration are not practical. Instead, an algorithm determines how bumps shall be assigned for any legal data signal count.

Bumps shall be assigned as follows. Any bumps labeled as “(empty)” are available for any connection that doesn’t involved an active AIB signal.

6.3.1.1 Bump Table

1. Create a *bump table* with pairs of signals. Odd-numbered signals are on the left, even-numbered signals are on the right.

Bump ID	Bump Name	IO

Bump ID	Bump Name	IO

Table 22. Bump Table: Starting

- The middle row of the table shall be for the *spare* signals (left and right).

Bump ID	Bump Name	IO
	spare[0]	I/O

Bump ID	Bump Name	IO
	spare[1]	I/O

Table 23. Bump Table: Spare signals

6.3.1.1.1 AIB Base, Balanced

- Moving up from the middle, in order, the following signals, which are all inputs from the far side, shall be placed:
 - Empty on left (since no adapter reset); MAC ready on right
 - Five pairs of data inputs
 - The forwarded negative clock on left; the forwarded positive clock on right
 - The remaining pairs of used inputs
 - Any unused inputs

Bump ID	Bump Name	IO
	RX[n-1]	in
	...	
	RX[11]	in
	ns_fwd_clk	in
	RX[9]	in
	RX[7]	in
	RX[5]	in
	RX[3]	in
	RX[1]	in
	(empty)	in
	spare[0]	I/O

Bump ID	Bump Name	IO
	RX[n-2]	in
	...	
	RX[10]	in
	ns_fwd_clkb	in
	RX[8]	in
	RX[6]	in
	RX[4]	in
	RX[2]	in
	RX[0]	in
	fs_mac_rdy	in
	spare[1]	I/O

**Table 24. Bump Table: Inputs
(AIB Base, Balanced)**

- The “edge of chiplet” shall be directly above the topmost row.
- Moving down from the *spare* signal, the following signals, which are all outputs to

the far side, shall be placed:

1. MAC ready on left; empty on right (since no adapter reset)
2. Five pairs of data outputs
3. The forwarded positive clock on left; the forwarded negative clock on right
4. The remaining pairs of used outputs.
5. Any unused outputs

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
	RX[n-1]	in		RX[n-2]	in
	
	ns_fwd_clk	in		ns_fwd_clkb	in
	RX[9]	in		RX[8]	in
	RX[7]	in		RX[6]	in
	RX[5]	in		RX[4]	in
	RX[3]	in		RX[2]	in
	RX[1]	in		RX[0]	in
	(empty)	in		fs_mac_rdy	in
	spare[0]	I/O		spare[1]	I/O
	ns_mac_rdy	out		(empty)	out
	TX[0]	out		TX[1]	out
	TX[2]	out		TX[3]	out
	TX[4]	out		TX[5]	out
	TX[6]	out		TX[7]	out
	TX[8]	out		TX[9]	out
	ns_fwd_clk	out		ns_fwd_clkb	out
	TX[10]	out		TX[11]	out
	
	TX[n-2]	out		TX[n-1]	out

**Table 25. Bump Table: Complete
(AIB Base, Balanced)**

6.3.1.1.2 AIB Base, All-TX

3. Moving up from the middle, in order, the following signals, which are all inputs from the far side, shall be placed:
 1. Empty on left (since no adapter reset); MAC ready on right

Bump ID	Bump Name	IO
	(empty)	in
	spare[0]	I/O

Bump ID	Bump Name	IO
	fs_mac_rdy	in
	spare[1]	I/O

**Table 26. Bump Table: Inputs
(AIB Base, All-TX)**

4. The “edge of chiplet” shall be directly above the topmost row.
5. Moving down from the *spare* signal, the following signals, which are all outputs to the far side, shall be placed:
 1. MAC ready on left; empty on right (since no adapter reset)
 2. Five pairs of data outputs
 3. The forwarded positive clock on left; the forwarded negative clock on right
 4. The remaining pairs of used outputs.
 5. Any unused outputs

Bump ID	Bump Name	IO
	(empty)	in
	spare[0]	I/O
	ns_mac_rdy	out
	TX[0]	out
	TX[2]	out
	TX[4]	out
	TX[6]	out
	TX[8]	out
	ns_fwd_clk	out
	TX[10]	out
	...	
	TX[n-2]	out

Bump ID	Bump Name	IO
	fs_mac_rdy	in
	spare[1]	I/O
	(empty)	out
	TX[1]	out
	TX[3]	out
	TX[5]	out
	TX[7]	out
	TX[9]	out
	ns_fwd_clkb	out
	TX[11]	out
	...	
	TX[n-1]	out

**Table 27. Bump Table: Complete
(AIB Base, All-TX)**

6.3.1.1.3 AIB Base, All-RX

3. Moving up from the middle, in order, the following signals, which are all inputs from the far side, shall be placed:
 1. Empty on left (since no adapter reset); MAC ready on right
 2. Five pairs of data inputs
 3. The forwarded negative clock on left; the forwarded positive clock on right
 4. The remaining pairs of used inputs
 5. Any unused inputs

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
	RX[n-1]	in		RX[n-2]	in
	
	RX[11]	in		RX[10]	in
	ns_fwd_clk	in		ns_fwd_clkb	in
	RX[9]	in		RX[8]	in
	RX[7]	in		RX[6]	in
	RX[5]	in		RX[4]	in
	RX[3]	in		RX[2]	in
	RX[1]	in		RX[0]	in
	(empty)	in		fs_mac_rdy	in
	spare[0]	I/O		spare[1]	I/O

**Table 28. Bump Table: Inputs
(AIB Base, All-RX)**

4. The “edge of chiplet” shall be directly above the topmost row.
5. Moving down from the *spare* signal, the following signals, which are all outputs to the far side, shall be placed:
 1. MAC ready on left; empty on right (since no adapter reset)

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
	RX[n-1]	in		RX[n-2]	in
	
	ns_fwd_clk	in		ns_fwd_clkb	in
	RX[9]	in		RX[8]	in
	RX[7]	in		RX[6]	in
	RX[5]	in		RX[4]	in
	RX[3]	in		RX[2]	in
	RX[1]	in		RX[0]	in
	(empty)	in		fs_mac_rdy	in
	spare[0]	I/O		spare[1]	I/O
	ns_mac_rdy	out		(empty)	out

**Table 29. Bump Table: Complete
(AIB Base, All-RX)**

6.3.1.1.4 AIB Plus, Balanced

3. Moving up from the middle, in order, the following signals, which are all inputs from the far side, shall be placed:

1. Adapter reset on left; MAC ready on right
2. Shift-register load on left; shift-register data on right
3. Shift-register negative clock on left; shift-register positive clock on right
4. The receive-domain negative clock on left; the receive-domain positive clock on right
5. Five pairs of data inputs
6. The forwarded negative clock on left; the forwarded positive clock on right
7. The remaining pairs of used inputs
8. Any unused inputs

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
	RX[n-1]	in		RX[n-2]	in
	
	RX[11]	in		RX[10]	in
	ns_fwd_clk	in		ns_fwd_clkb	in
	RX[9]	in		RX[8]	in
	RX[7]	in		RX[6]	in
	RX[5]	in		RX[4]	in
	RX[3]	in		RX[2]	in
	RX[1]	in		RX[0]	in
	fs_rcv_clkb	in		fs_rcv_clk	in
	fs_sr_clkb	in		fs_sr_clk	in
	fs_sr_load	in		fs_sr_data	in
	fs_adapter_rstn	in		fs_mac_rdy	in
	spare[0]	I/O		spare[1]	I/O

**Table 30. Bump Table: Inputs
(AIB Plus, Balanced)**

4. The “edge of chiplet” shall be directly above the topmost row.
5. Moving down from the *spare* signal, the following signals, which are all outputs to the far side, shall be placed:
 1. MAC ready on left; adapter reset on right
 2. Shift-register data on left; shift-register load on right
 3. Shift-register positive clock on left; shift-register negative clock on right
 4. The receive-domain positive clock on left; the receive-domain negative clock on right
 5. Five pairs of data outputs
 6. The forwarded positive clock on left; the forwarded negative clock on right
 7. The remaining pairs of used outputs.
 8. Any unused outputs

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
	RX[n-1]	in		RX[n-2]	in
	
	ns_fwd_clk	in		ns_fwd_clkb	in
	RX[9]	in		RX[8]	in
	RX[7]	in		RX[6]	in
	RX[5]	in		RX[4]	in
	RX[3]	in		RX[2]	in
	RX[1]	in		RX[0]	in
	fs_rcv_clkb	in		fs_rcv_clk	
	fs_sr_clkb	in		fs_sr_clk	in
	fs_sr_load	in		fs_sr_data	in
	fs_adapter_rstn	in		fs_mac_rdy	in
	spare[0]	I/O		spare[1]	I/O
	ns_mac_rdy	out		ns_adapter_rstn	out
	ns_sr_data	out		ns_sr_load	out
	ns_sr_clk	out		ns_sr_clkb	out
	ns_rcv_clk	out		ns_rcv_clkb	out
	TX[0]	out		TX[1]	out
	TX[2]	out		TX[3]	out
	TX[4]	out		TX[5]	out
	TX[6]	out		TX[7]	out
	TX[8]	out		TX[9]	out
	ns_fwd_clk	out		ns_fwd_clkb	out
	TX[10]	out		TX[11]	out
	
	TX[n-2]	out	AIB1	TX[n-1]	out

**Table 31. Bump Table: Complete
(AIB Plus, Balanced)**

6.3.1.1.5 AIB Plus, All-TX

3. Moving up from the middle, in order, the following signals, which are all inputs from the far side, shall be placed:
 1. Adapter reset on left; MAC ready on right
 2. Shift-register load on left; shift-register data on right
 3. Shift-register negative clock on left; shift-register positive clock on right
 4. The receive-domain negative clock on left; the receive-domain positive clock on right

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
	fs_rcv_clkb	in		fs_rcv_clk	in
	fs_sr_clkb	in		fs_sr_clk	in
	fs_sr_load	in		fs_sr_data	in
	fs_adapter_rstn	in		fs_mac_rdy	in
	spare[0]	I/O		spare[1]	I/O

**Table 32. Bump Table: Inputs
(AIB Plus, All-TX)**

4. The “edge of chiplet” shall be directly above the topmost row.
5. Moving down from the *spare* signal, the following signals, which are all outputs to the far side, shall be placed:
 1. MAC ready on left; adapter reset on right
 2. Shift-register data on left; shift-register load on right
 3. Shift-register positive clock on left; shift-register negative clock on right
 4. Empty bumps since there is no receive-domain clock output
 5. Five pairs of data outputs
 6. The forwarded positive clock on left; the forwarded negative clock on right
 7. The remaining pairs of used outputs.
 8. Any unused outputs

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
	fs_rcv_clkb	in		fs_rcv_clk	
	fs_sr_clkb	in		fs_sr_clk	in
	fs_sr_load	in		fs_sr_data	in
	fs_adapter_rstn	in		fs_mac_rdy	in
	spare[0]	I/O		spare[1]	I/O
	ns_mac_rdy	out		ns_adapter_rstn	out
	ns_sr_data	out		ns_sr_load	out
	ns_sr_clk	out		ns_sr_clkb	out
	(empty)	out		(empty)	out
	TX[0]	out		TX[1]	out
	TX[2]	out		TX[3]	out
	TX[4]	out		TX[5]	out
	TX[6]	out		TX[7]	out
	TX[8]	out		TX[9]	out
	ns_fwd_clk	out		ns_fwd_clkb	out
	TX[10]	out		TX[11]	out
	
	TX[n-2]	out		TX[n-1]	out

Table 33. Bump Table: Complete

(AIB Plus, All-TX)

6.3.1.1.6 AIB Plus, All-RX

3. Moving up from the middle, in order, the following signals, which are all inputs from the far side, shall be placed:
 1. Adapter reset on left; MAC ready on right
 2. Shift-register load on left; shift-register data on right
 3. Shift-register negative clock on left; shift-register positive clock on right
 4. Empty bumps since there is no receive-domain clock input
 5. Five pairs of data inputs
 6. The forwarded negative clock on left; the forwarded positive clock on right
 7. The remaining pairs of used inputs
 8. Any unused inputs

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
	RX[n-1]	in		RX[n-2]	in
	
	RX[11]	in		RX[10]	in
	ns_fwd_clk	in		ns_fwd_clkb	in
	RX[9]	in		RX[8]	in
	RX[7]	in		RX[6]	in
	RX[5]	in		RX[4]	in
	RX[3]	in		RX[2]	in
	RX[1]	in		RX[0]	in
	(empty)	in		(empty)	in
	fs_sr_clkb	in		fs_sr_clk	in
	fs_sr_load	in		fs_sr_data	in
	fs_adapter_rstn	in		fs_mac_rdy	in
	spare[0]	I/O		spare[1]	I/O

**Table 34. Bump Table: Inputs
(AIB Plus, All-RX)**

4. The “edge of chiplet” shall be directly above the topmost row.
5. Moving down from the *spare* signal, the following signals, which are all outputs to the far side, shall be placed:
 1. MAC ready on left; adapter reset on right
 2. Shift-register data on left; shift-register load on right
 3. Shift-register positive clock on left; shift-register negative clock on right
 4. The forwarded positive clock on left; the forwarded negative clock on right
 5. Five pairs of data outputs
 6. The borrowed positive clock on left; the borrowed negative clock on right

7. The remaining pairs of used outputs.
8. Any unused outputs

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
	RX[n-1]	in		RX[n-2]	in
	
	ns_fwd_clk	in		ns_fwd_clkb	in
	RX[9]	in		RX[8]	in
	RX[7]	in		RX[6]	in
	RX[5]	in		RX[4]	in
	RX[3]	in		RX[2]	in
	RX[1]	in		RX[0]	in
	(empty)	in		(empty)	
	fs_sr_clkb	in		fs_sr_clk	in
	fs_sr_load	in		fs_sr_data	in
	fs_adapter_rstn	in		fs_mac_rdy	in
	spare[0]	I/O		spare[1]	I/O
	ns_mac_rdy	out		ns_adapter_rstn	out
	ns_sr_data	out		ns_sr_load	out
	ns_sr_clk	out		ns_sr_clkb	out
	ns_rcv_clk	out		ns_rcv_clkb	out

**Table 35. Bump Table: Complete
(AIB Plus, All-RX)**

6. Finally, assign bump ID starting at the bottom left with AIB0, bottom right with AIB1, and then moving up – even numbers on the left, odd numbers on the right.

The following tables illustrate the six versions of this algorithm for AIB Base and AIB Plus; Balanced, All-TX, and All-RX configurations. *n* represents the number of RX and/or TX signals.

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
AIBy	RX[n-1]	in	AIBy+1	RX[n-2]	in
	
AIBx+28	RX[9]	in	AIBx+29	RX[8]	in
AIBx+26	RX[7]	in	AIBx+27	RX[6]	in
AIBx+24	RX[5]	in	AIBx+25	RX[4]	in
AIBx+22	RX[3]	in	AIBx+23	RX[2]	in
AIBx+20	RX[1]	in	AIBx+21	RX[0]	in
AIBx+18	fs_fwd_clkb	in	AIBx+19	fs_fwd_clk	in
AIBx+16	(empty)	in	AIBx+17	fs_mac_rdy	in
AIBx+14	spare[0]	I/O	AIBx+15	spare[1]	I/O
AIBx+12	ns_mac_rdy	out	AIBx+13	(empty)	out
AIBx+10	ns_fwd_clk	out	AIBx+11	ns_fwd_clkb	out
AIBx+8	TX[0]	out	AIBx+9	TX[1]	out
AIBx+6	TX[2]	out	AIBx+7	TX[3]	out
AIBx+4	TX[4]	out	AIBx+5	TX[5]	out
AIBx+2	TX[6]	out	AIBx+3	TX[7]	out
AIBx	TX[8]	out	AIBx+1	TX[9]	out
	
AIB0	TX[n-2]	out	AIB1	TX[n-1]	out

Table 36. Bump-Table Exemplar (AIB Base, Balanced)
 $x=n/2-10$; $y=n+8$

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
AIBx+18	fs_fwd_clkb	in	AIBx+19	fs_fwd_clk	in
AIBx+16	(empty)	in	AIBx+17	fs_mac_rdy	in
AIBx+14	spare[0]	I/O	AIBx+15	spare[1]	I/O
AIBx+12	ns_mac_rdy	out	AIBx+13	(empty)	out
AIBx+10	ns_fwd_clk	out	AIBx+11	ns_fwd_clkb	out
AIBx+8	TX[0]	out	AIBx+9	TX[1]	out
AIBx+6	TX[2]	out	AIBx+7	TX[3]	out
AIBx+4	TX[4]	out	AIBx+5	TX[5]	out
AIBx+2	TX[6]	out	AIBx+3	TX[7]	out
AIBx	TX[8]	out	AIBx+1	TX[9]	out
	
AIB0	TX[n-2]	out	AIB1	TX[n-1]	out

Table 37. Bump-Table Exemplar (AIB Base, All-TX)
 $x=n-10$

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
AIBy	RX[n-1]	in	AIBy+1	RX[n-2]	in
	
AIB18	RX[9]	in	AIB19	RX[8]	in
AIB16	RX[7]	in	AIB17	RX[6]	in
AIB14	RX[5]	in	AIB15	RX[4]	in
AIB12	RX[3]	in	AIB13	RX[2]	in
AIB10	RX[1]	in	AIB11	RX[0]	in
AIB8	fs_fwd_clkb	in	AIB9	fs_fwd_clk	in
AIB6	(empty)	in	AIB7	fs_mac_rdy	in
AIB4	spare[0]	I/O	AIB5	spare[1]	I/O
AIB2	ns_mac_rdy	out	AIB3	(empty)	out
AIB0	ns_fwd_clk	out	AIB1	ns_fwd_clkb	out

Table 38. Bump-Table Exemplar (AIB Base, All-RX)
 $y=n+8$

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
AIBy	RX[n-1]	in	AIBy+1	RX[n-2]	in
	
AIBx+44	RX[11]	in	AIBx+45	RX[10]	in
AIBx+42	ns_rcv_clk	in	AIBx+43	ns_rcv_clkb	in
AIBx+40	RX[9]	in	AIBx+41	RX[8]	in
AIBx+38	RX[7]	in	AIBx+39	RX[6]	in
AIBx+36	RX[5]	in	AIBx+37	RX[4]	in
AIBx+34	RX[3]	in	AIBx+35	RX[2]	in
AIBx+32	RX[1]	in	AIBx+33	RX[0]	in
AIBx+30	fs_fwd_clkb	in	AIBx+31	fs_fwd_clk	in
AIBx+28	fs_sr_clkb	in	AIBx+29	fs_sr_clk	in
AIBx+26	fs_sr_load	in	AIBx+27	fs_sr_data	in
AIBx+24	fs_adapter_rstn	in	AIBx+25	fs_mac_rdy	in
AIBx+22	spare[0]	I/O	AIBx+23	spare[1]	I/O
AIBx+20	ns_mac_rdy	out	AIBx+21	ns_adapter_rstn	out
AIBx+18	ns_sr_data	out	AIBx+19	ns_sr_load	out
AIBx+16	ns_sr_clk	out	AIBx+17	ns_sr_clkb	out
AIBx+14	ns_fwd_clk	out	AIBx+15	ns_fwd_clkb	out
AIBx+12	TX[0]	out	AIBx+13	TX[1]	out
AIBx+10	TX[2]	out	AIBx+11	TX[3]	out
AIBx+8	TX[4]	out	AIBx+9	TX[5]	out
AIBx+6	TX[6]	out	AIBx+7	TX[7]	out
AIBx+4	TX[8]	out	AIBx+5	TX[9]	out
AIBx+2	ns_rcv_clk	out	AIBx+3	ns_rcv_clkb	out
AIBx	TX[10]	out	AIBx+1	TX[11]	out
	
AIB0	TX[n-2]	out	AIB1	TX[n-1]	out

Table 39. Bump-Table Exemplar (AIB Plus, Balanced)
x=n/2-12; y=n+20

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
AIBx+32	ns_rcv_clk	in	AIBx+33	ns_rcv_clkb	in
AIBx+30	fs_fwd_clkb	in	AIBx+31	fs_fwd_clk	in
AIBx+28	fs_sr_clkb	in	AIBx+29	fs_sr_clk	in
AIBx+26	fs_sr_load	in	AIBx+27	fs_sr_data	in
AIBx+24	fs_adapter_rstn	in	AIBx+25	fs_mac_rdy	in
AIBx+22	spare[0]	I/O	AIBx+23	spare[1]	I/O
AIBx+20	ns_mac_rdy	out	AIBx+21	ns_adapter_rstn	out
AIBx+18	ns_sr_data	out	AIBx+19	ns_sr_load	out
AIBx+16	ns_sr_clk	out	AIBx+17	ns_sr_clkb	out
AIBx+14	ns_fwd_clk	out	AIBx+15	ns_fwd_clkb	out
AIBx+12	TX[0]	out	AIBx+13	TX[1]	out
AIBx+10	TX[2]	out	AIBx+11	TX[3]	out
AIBx+8	TX[4]	out	AIBx+9	TX[5]	out
AIBx+6	TX[6]	out	AIBx+7	TX[7]	out
AIBx+4	TX[8]	out	AIBx+5	TX[9]	out
AIBx+2	ns_rcv_clk	out	AIBx+3	ns_rcv_clkb	out
AIBx	TX[10]	out	AIBx+1	TX[11]	out
	
AIBxx	TX[n-2]	out	AIBxx	TX[n-1]	out

Table 40. Bump-Table Exemplar (AIB Plus, All-TX)
x=n-12

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
AIBy	RX[n-1]	in	AIBy+1	RX[n-2]	in
	
AIB34	RX[9]	in	AIB35	RX[8]	in
AIB32	RX[7]	in	AIB33	RX[6]	in
AIB30	ns_rcv_clk	in	AIB31	ns_rcv_clkb	in
AIB28	RX[9]	in	AIB29	RX[8]	in
AIB26	RX[7]	in	AIB27	RX[6]	in
AIB24	RX[5]	in	AIB25	RX[4]	in
AIB22	RX[3]	in	AIB23	RX[2]	in
AIB20	RX[1]	in	AIB21	RX[0]	in
AIB18	fs_fwd_clkb	in	AIB19	fs_fwd_clk	in
AIB16	fs_sr_clkb	in	AIB17	fs_sr_clk	in
AIB14	fs_sr_load	in	AIB15	fs_sr_data	in
AIB12	fs_adapter_rstn	in	AIB13	fs_mac_rdy	in
AIB10	spare[0]	I/O	AIB11	spare[1]	I/O
AIB8	ns_mac_rdy	out	AIB9	ns_adapter_rstn	out
AIB6	ns_sr_data	out	AIB7	ns_sr_load	out
AIB4	ns_sr_clk	out	AIB5	ns_sr_clkb	out
AIB2	ns_fwd_clk	out	AIB3	ns_fwd_clkb	out
AIB0	ns_rcv_clk	out	AIB1	ns_rcv_clkb	out

Table 41. Bump-Table Exemplar (AIB Plus, All-RX)
 $y=n+20$

6.3.1.2 Bump Map

Create a *bump map* as follows:

- For 55- μ m bump pitch, allocate six columns and enough rows to accommodate all signals. “Row” and “Column” apply to a bump array with the side of the chiplet on the top.
- Bumps are in a staggered array. Every other row starting with the first row is used for odd-numbered bumps. Every other row starting with the second row is used for even-numbered bumps.
- If Balanced then:
 - The middle two bumps (middle two rows, middle two columns) receive the *spare* signal bumps (odd and even).
- If All-TX then
 - If AIB Base then
 - The two bumps in middle two columns, the row for the *spare* signals are calculated as follows, where n is the bump ID of the odd *spare* signal in the bump table:
 - $(n-1) \bmod 3 + 1$ for the odd-spare row, middle columns
 - One row down for the even-spare row, middle columns
 - If AIB Plus then

- 4.2.1.1. $(n-1) \bmod 3 + 1$ for the odd-spare row, middle columns
 - 4.2.1.2. One row down for the even-spare row, middle columns
 5. If All-RX then:
 - 5.1. If AIB Base then:
 - 5.1.1. The middle columns, 3rd and 4th rows, receive the *spare* signal bumps (odd and even).
 - 5.2. If AIB Plus then:
 - 5.2.1. The middle columns, 5th and 6th rows, receive the *spare* signal bumps (odd and even).
 6. For odd-numbered bumps, move first to the left from the *spare* bump and assign odd-numbered bumps in descending order until the left-most column is reached. From there, move up two rows and continue, this time to the right. When the rightmost column is reached, move up again two more rows and proceed back to the left. Continue in this winding fashion (boustrophedon) until all odd-numbered bumps have been assigned (figure). Any remaining bumps in the final row remain unassigned.
 7. Moving back to the odd-numbered *spare* bump, move to the right and assign odd-numbered bumps in ascending order until the rightmost column is reached. From there, move down two rows and continue, this time to the left. Continue the boustrophedon movement until all remaining odd-numbered bumps have been assigned (figure), leaving any remaining bumps in the last row unassigned.
 8. Repeat this process for even-numbered bumps starting from the even *spare* bump and using the even-bump rows (figure).
 9. Repeat for all channels in the AIB interface.




Figure 52. Bump Map Assignment Order

6.3.2 AIB AUX Signal Assignment

The signals from the AIB AUX block (*power_on_reset*, *device_detect*) shall be placed below channel 0 in a column. Master chiplets shall have output bumps for *device_detect* signals and input bumps for *power_on_reset*. Slave chiplets shall have input bumps for *device_detect* signals and output bumps for *power_on_reset*. There shall be two bumps per signal for passive redundancy (Section 3.3.2). The AUX bump table and map are shown below.

Master chiplet				Slave chiplet		
Bump ID	Bump Name	IO		Bump ID	Bump Name	IO
AIBX3	device_detect	out		AIBX3	device_detect	in
AIBX2	device_detect	out		AIBX2	device_detect	in
AIBX1	por	in		AIBX1	por	out
AIBX0	por	in		AIBX0	por	out

Table 42. AIB AUX Signal Bump Table

6.3.3 Example Bump Tables

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
AIB48	RX[19]	in	AIB49	RX[18]	in
AIB46	RX[17]	in	AIB47	RX[16]	in
AIB44	RX[15]	in	AIB45	RX[14]	in
AIB42	RX[13]	in	AIB43	RX[12]	in
AIB40	RX[11]	in	AIB41	RX[10]	in
AIB38	RX[9]	in	AIB39	RX[8]	in
AIB36	RX[7]	in	AIB37	RX[6]	in
AIB34	RX[5]	in	AIB35	RX[4]	in
AIB32	RX[3]	in	AIB33	RX[2]	in
AIB30	RX[1]	in	AIB31	RX[0]	in
AIB28	fs_fwd_clkb	in	AIB29	fs_fwd_clk	in
AIB26	(empty)	in	AIB27	fs_mac_rdy	in
AIB24	spare[0]	I/O	AIB25	spare[1]	I/O
AIB22	ns_mac_rdy	out	AIB23	(empty)	out
AIB20	ns_fwd_clk	out	AIB21	ns_fwd_clkb	out
AIB18	TX[0]	out	AIB19	TX[1]	out
AIB16	TX[2]	out	AIB17	TX[3]	out
AIB14	TX[4]	out	AIB15	TX[5]	out
AIB12	TX[6]	out	AIB13	TX[7]	out
AIB10	TX[8]	out	AIB11	TX[9]	out
AIB8	TX[10]	out	AIB9	TX[11]	out
AIB6	TX[12]	out	AIB7	TX[13]	out
AIB4	TX[14]	out	AIB5	TX[15]	out
AIB2	TX[16]	out	AIB3	TX[17]	out
AIB0	TX[18]	out	AIB1	TX[19]	out

**Table 43. Example Bump Table
(AIB Base, 40 I/Os, Balanced)**

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
AIB28	RX[19]	in	AIB29	RX[18]	in
AIB26	RX[17]	in	AIB27	RX[16]	in
AIB24	RX[15]	in	AIB25	RX[14]	in
AIB22	RX[13]	in	AIB23	RX[12]	in
AIB20	RX[11]	in	AIB21	RX[10]	in
AIB18	RX[9]	in	AIB19	RX[8]	in
AIB16	RX[7]	in	AIB17	RX[6]	in
AIB14	RX[5]	in	AIB15	RX[4]	in
AIB12	RX[3]	in	AIB13	RX[2]	in
AIB10	RX[1]	in	AIB11	RX[0]	in
AIB8	fs_fwd_clkb	in	AIB9	fs_fwd_clk	in
AIB6	(empty)	in	AIB7	fs_mac_rdy	in
AIB4	spare[0]	I/O	AIB5	spare[1]	I/O
AIB2	ns_mac_rdy	out	AIB3	(empty)	out
AIB0	ns_fwd_clk	out	AIB1	ns_fwd_clkb	out

**Table 44. Example Bump Table
(AIB Base, 20 RX)**

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
AIB28	fs_fwd_clkb	in	AIB29	fs_fwd_clk	in
AIB26	(empty)	in	AIB27	fs_mac_rdy	in
AIB24	spare[0]	I/O	AIB25	spare[1]	I/O
AIB22	ns_mac_rdy	out	AIB23	(empty)	out
AIB20	ns_fwd_clk	out	AIB21	ns_fwd_clkb	out
AIB18	TX[0]	out	AIB19	TX[1]	out
AIB16	TX[2]	out	AIB17	TX[3]	out
AIB14	TX[4]	out	AIB15	TX[5]	out
AIB12	TX[6]	out	AIB13	TX[7]	out
AIB10	TX[8]	out	AIB11	TX[9]	out
AIB8	TX[10]	out	AIB9	TX[11]	out
AIB6	TX[12]	out	AIB7	TX[13]	out
AIB4	TX[14]	out	AIB5	TX[15]	out
AIB2	TX[16]	out	AIB3	TX[17]	out
AIB0	TX[18]	out	AIB1	TX[19]	out

**Table 45. Example Bump Table
(AIB Base, 20 TX)**

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
AIB60	RX[19]	in	AIB61	RX[18]	in
AIB58	RX[17]	in	AIB59	RX[16]	in
AIB56	RX[15]	in	AIB57	RX[14]	in
AIB54	RX[13]	in	AIB55	RX[12]	in
AIB52	RX[11]	in	AIB53	RX[10]	in
AIB50	fs_rcv_clkb	in	AIB51	fs_rcv_clk	in
AIB48	RX[9]	in	AIB49	RX[8]	in
AIB46	RX[7]	in	AIB47	RX[6]	in
AIB44	RX[5]	in	AIB45	RX[4]	in
AIB42	RX[3]	in	AIB43	RX[2]	in
AIB40	RX[1]	in	AIB41	RX[0]	in
AIB38	fs_fwd_clkb	in	AIB39	fs_fwd_clk	in
AIB36	fs_sr_clkb	in	AIB37	fs_sr_clk	in
AIB34	fs_sr_load	in	AIB35	fs_sr_data	in
AIB32	fs_adapter_rstn	in	AIB33	fs_mac_rdy	in
AIB30	spare[0]	I/O	AIB31	spare[1]	I/O
AIB28	ns_mac_rdy	out	AIB29	ns_adapter_rstn	out
AIB26	ns_sr_data	out	AIB27	ns_sr_load	out
AIB24	ns_sr_clk	out	AIB25	ns_sr_clkb	out
AIB22	ns_fwd_clk	out	AIB23	ns_fwd_clkb	out
AIB20	TX[0]	out	AIB21	TX[1]	out
AIB18	TX[2]	out	AIB19	TX[3]	out
AIB16	TX[4]	out	AIB17	TX[5]	out
AIB14	TX[6]	out	AIB15	TX[7]	out
AIB12	TX[8]	out	AIB13	TX[9]	out
AIB10	ns_rcv_clk	out	AIB11	ns_rcv_clkb	out
AIB8	TX[10]	out	AIB9	TX[11]	out
AIB6	TX[12]	out	AIB7	TX[13]	out
AIB4	TX[14]	out	AIB5	TX[15]	out
AIB2	TX[16]	out	AIB3	TX[17]	out
AIB0	TX[18]	out	AIB1	TX[19]	out

**Table 46. Example Bump Table
(AIB Plus, 40 I/Os, Balanced)**

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
AIB40	fs_rcv_clkb	in	AIB41	fs_rcv_clk	in
AIB38	fs_fwd_clkb	in	AIB39	fs_fwd_clk	in
AIB36	fs_sr_clkb	in	AIB37	fs_sr_clk	in
AIB34	fs_sr_load	in	AIB35	fs_sr_data	in
AIB32	fs_adapter_rstn	in	AIB33	fs_mac_rdy	in
AIB30	spare[0]	I/O	AIB31	spare[1]	I/O
AIB28	ns_mac_rdy	out	AIB29	ns_adapter_rstn	out
AIB26	ns_sr_data	out	AIB27	ns_sr_load	out
AIB24	ns_sr_clk	out	AIB25	ns_sr_clkb	out
AIB22	ns_fwd_clk	out	AIB23	ns_fwd_clkb	out
AIB20	TX[0]	out	AIB21	TX[1]	out
AIB18	TX[2]	out	AIB19	TX[3]	out
AIB16	TX[4]	out	AIB17	TX[5]	out
AIB14	TX[6]	out	AIB15	TX[7]	out
AIB12	TX[8]	out	AIB13	TX[9]	out
AIB10	(empty)	out	AIB11	(empty)	out
AIB8	TX[10]	out	AIB9	TX[11]	out
AIB6	TX[12]	out	AIB7	TX[13]	out
AIB4	TX[14]	out	AIB5	TX[15]	out
AIB2	TX[16]	out	AIB3	TX[17]	out
AIB0	TX[18]	out	AIB1	TX[19]	out

**Table 47. Example Bump Table
(AIB Plus, 20 TX)**

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
AIB40	RX[19]	in	AIB41	RX[18]	in
AIB38	RX[17]	in	AIB39	RX[16]	in
AIB36	RX[15]	in	AIB37	RX[14]	in
AIB34	RX[13]	in	AIB35	RX[12]	in
AIB32	RX[11]	in	AIB33	RX[10]	in
AIB30	(empty)	in	AIB31	(empty)	in
AIB28	RX[9]	in	AIB29	RX[8]	in
AIB26	RX[7]	in	AIB27	RX[6]	in
AIB24	RX[5]	in	AIB25	RX[4]	in
AIB22	RX[3]	in	AIB23	RX[2]	in
AIB20	RX[1]	in	AIB21	RX[0]	in
AIB18	fs_fwd_clkb	in	AIB19	fs_fwd_clk	in
AIB16	fs_sr_clkb	in	AIB17	fs_sr_clk	in
AIB14	fs_sr_load	in	AIB15	fs_sr_data	in
AIB12	fs_adapter_rstn	in	AIB13	fs_mac_rdy	in
AIB10	spare[0]	I/O	AIB11	spare[1]	I/O
AIB8	ns_mac_rdy	out	AIB9	ns_adapter_rstn	out
AIB6	ns_sr_data	out	AIB7	ns_sr_load	out
AIB4	ns_sr_clk	out	AIB5	ns_sr_clkb	out
AIB2	ns_fwd_clk	out	AIB3	ns_fwd_clkb	out
AIB0	ns_rcv_clk	out	AIB1	ns_rcv_clkb	out

**Table 48. Example Bump Table
(AIB Plus, 20 RX)**

6.3.4 Example Bump Maps

The following example bump map represent the bump tables above as assigned to bumps. It includes the AUX block, which shall be placed next to Channel 0.

Power microbumps are subject to chiplet requirements as established for different silicon processes, data rates, and configurations. Chiplets may implement a power-distribution network using C4 (core) bumps or microbumps to meet the power requirements. Power microbumps may be inserted between rows of I/O microbumps, in increments of six microbumps, in order to maintain signal order.

	1	2	3	4	5	6	7
	Edge of Chiplet						AUX
A	Unused		AIB1		AIB3		AIBX0
B		Unused		AIB0		AIB2	
C	AIB9		AIB7		AIB5		AIBX1
D		AIB8		AIB6		AIB4	
E	AIB11		AIB13		AIB15		AIBX2
F		AIB10		AIB12		AIB14	
G	AIB21		AIB19		AIB17		AIBX8
H		AIB20		AIB18		AIB16	
I	AIB23		AIB25		AIB27		
J		AIB22		AIB24		AIB26	
K	AIB33		AIB31		AIB29		
L		AIB32		AIB30		AIB28	
M	AIB35		AIB37		AIB39		
N		AIB34		AIB36		AIB38	
O	AIB45		AIB43		AIB41		
P		AIB44		AIB42		AIB40	
Q	AIB47		AIB49		Unused		
R		AIB46		AIB48		Unused	

**Figure 53. Bump Map
(AIB Base, 40 I/Os, Balanced)**

	1	2	3	4	5	6	7
	Edge of Chiplet						AUX
A	AIB1		Unused		Unused		AIBX0
B		AIB0		Unused		Unused	
C	AIB3		AIB5		AIB7		AIBX1
D		AIB2		AIB4		AIB6	
E	AIB13		AIB11		AIB9		AIBX2
F		AIB12		AIB10		AIB8	
G	AIB15		AIB17		AIB19		AIBX8
H		AIB14		AIB16		AIB18	
I	AIB25		AIB23		AIB21		
J		AIB24		AIB22		AIB20	
K	AIB27		AIB29		Unused		
L		AIB26		AIB28		Unused	

**Figure 54. Bump Map
(AIB Base, 20 TX)**

	1	2	3	4	5	6	7
	Edge of Chiplet						AUX
A	Unused		AIB1		AIB3		AIBX0
B		Unused		AIB0		AIB2	
C	AIB9		AIB7		AIB5		AIBX1
D		AIB8		AIB6		AIB4	
E	AIB11		AIB13		AIB15		AIBX2
F		AIB10		AIB12		AIB14	
G	AIB21		AIB19		AIB17		AIBX8
H		AIB20		AIB18		AIB16	
I	AIB23		AIB25		AIB27		
J		AIB22		AIB24		AIB26	
K	Unused		Unused		AIB29		
L		Unused		Unused		AIB28	

**Figure 55. Bump Map
(AIB Base, 20 RX)**

	1	2	3	4	5	6	7
	Edge of Chiplet						AUX
A	AIB3		AIB1		Unused		AIBX0
B		AIB2		AIB0		Unused	
C	AIB5		AIB7		AIB9		AIBX1
D		AIB4		AIB6		AIB8	
E	AIB15		AIB13		AIB11		AIBX2
F		AIB14		AIB12		AIB10	
G	AIB17		AIB19		AIB21		AIB8
H		AIB16		AIB18		AIB20	
I	AIB27		AIB25		AIB23		
J		AIB26		AIB24		AIB22	
K	AIB29		AIB31		AIB33		
L		AIB28		AIB30		AIB32	
M	AIB39		AIB37		AIB35		
N		AIB38		AIB36		AIB34	
O	AIB41		AIB43		AIB45		
P		AIB40		AIB42		AIB44	
Q	AIB51		AIB49		AIB47		
R		AIB50		AIB48		AIB46	
S	AIB53		AIB55		AIB57		
T		AIB52		AIB54		AIB56	
U	Unused		AIB61		AIB59		
V		Unused		AIB60		AIB58	

**Figure 56. Bump Map
(AIB Plus, 40 I/Os, Balanced)**

	1	2	3	4	5	6	7
	Edge of Chiplet						AUX
A	AIB3		AIB1		Unused		AIBX0
B		AIB2		AIB0		Unused	
C	AIB5		AIB7		AIB9		AIBX1
D		AIB4		AIB6		AIB8	
E	AIB15		AIB13		AIB11		AIBX2
F		AIB14		AIB12		AIB10	
G	AIB17		AIB19		AIB21		AIB8
H		AIB16		AIB18		AIB20	
I	AIB27		AIB25		AIB23		
J		AIB26		AIB24		AIB22	
K	AIB29		AIB31		AIB33		
L		AIB28		AIB30		AIB32	
M	AIB39		AIB37		AIB35		
N		AIB38		AIB36		AIB34	
O	AIB41		Unused		Unused		
P		AIB40		Unused		Unused	

**Figure 57. Bump Map
(AIB Plus, 20 TX)**

	1	2	3	4	5	6	7
	Edge of Chiplet						AUX
A	Unused		Unused		AIB1		AIBX0
B		Unused		Unused		AIB0	
C	AIB7		AIB5		AIB3		AIBX1
D		AIB6		AIB4		AIB2	
E	AIB9		AIB11		AIB13		AIBX2
F		AIB8		AIB10		AIB12	
G	AIB19		AIB17		AIB15		AIB8
H		AIB18		AIB16		AIB14	
I	AIB21		AIB23		AIB25		
J		AIB20		AIB22		AIB24	
K	AIB31		AIB29		AIB27		
L		AIB30		AIB28		AIB26	
M	AIB33		AIB35		AIB37		
N		AIB32		AIB34		AIB36	
O	Unused		AIB41		AIB39		
P		Unused		AIB40		AIB38	

**Figure 58. Bump Map
(AIB Plus, 20 RX)**

6.4 Stacking Channels into a Column

Channel 0 shall abut the AUX block bumps. The orientation shall depend on whether the interface is placed on the East/West sides or the North/South sides of the chiplet.

Edge of Chiplet					AUX
				AIBX0	
AIB3		AIB1	Unused	Unused	
	AIB2		AIB0		
AIB5		AIB7	AIB9	AIBX1	
	AIB4		AIB6		
AIB15		AIB13	AIB11	AIBX2	
	AIB14		AIB12		
AIB17		AIB19	AIB21	AIB8	
	AIB16		AIB18		
AIB27		AIB25	AIB23		
	AIB26		AIB24	AIB22	
AIB29		AIB31	AIB33		
	AIB28		AIB30	AIB32	
AIB39		AIB37	AIB35		
	AIB38		AIB36	AIB34	
AIB41		AIB43	AIB45		
	AIB40		AIB42	AIB44	
AIB51		AIB49	AIB47		
	AIB50		AIB48	AIB46	
AIB53		AIB55	AIB57		
	AIB52		AIB54	AIB56	
Unused		AIB61	AIB59		
	Unused		AIB60	AIB58	

Figure 59. Channel 0 and AUX: East Side

Edge of Chiplet					
AUX	AIB3		AIB1		Unused
AIBX0		AIB2		AIB0	Unused
	AIB5		AIB7		AIB9
AIBX1		AIB4		AIB6	AIB8
	AIB15		AIB13		AIB11
AIBX2		AIB14		AIB12	AIB10
	AIB17		AIB19		AIB21
AIB8		AIB16		AIB18	AIB20
	AIB27		AIB25		AIB23
		AIB26		AIB24	AIB22
	AIB29		AIB31		AIB33
		AIB28		AIB30	AIB32
	AIB39		AIB37		AIB35
		AIB38		AIB36	AIB34
	AIB41		AIB43		AIB45
		AIB40		AIB42	AIB44
	AIB51		AIB49		AIB47
		AIB50		AIB48	AIB46
	AIB53		AIB55		AIB57
		AIB52		AIB54	AIB56
	Unused		AIB61		AIB59
		Unused		AIB60	AIB58

Figure 60. Channel 0 and AUX: West Side

Edge of Chiplet						
AUX						
AIBX0	AIB3		AIB1		Unused	
		AIB2		AIB0		Unused
AIBX1	AIB5		AIB7		AIB9	
		AIB4		AIB6		AIB8
AIBX2	AIB15		AIB13		AIB11	
		AIB14		AIB12		AIB10
AIB8	AIB17		AIB19		AIB21	
		AIB16		AIB18		AIB20
		AIB27		AIB25		AIB23
			AIB26		AIB24	AIB22
		AIB29		AIB31		AIB33
			AIB28		AIB30	AIB32
		AIB39		AIB37		AIB35
			AIB38		AIB36	AIB34
		AIB41		AIB43		AIB45
			AIB40		AIB42	AIB44
		AIB51		AIB49		AIB47
			AIB50		AIB48	AIB46
		AIB53		AIB55		AIB57
			AIB52		AIB54	AIB56
		Unused		AIB61		AIB59
			Unused		AIB60	AIB58

Figure 61. Channel 0 and AUX: North Side

	AIB58		AIB60		Unused	
		AIB59		AIB61		Unused
	AIB56		AIB54		AIB52	
		AIB57		AIB55		AIB53
	AIB46		AIB48		AIB50	
		AIB47		AIB49		AIB51
	AIB44		AIB42		AIB40	
		AIB45		AIB43		AIB41
	AIB34		AIB36		AIB38	
		AIB35		AIB37		AIB39
	AIB32		AIB30		AIB28	
		AIB33		AIB31		AIB29
	AIB22		AIB24		AIB26	
		AIB23		AIB25		AIB27
	AIB20		AIB18		AIB16	
AIB8		AIB21		AIB19		AIB17
	AIB10		AIB12		AIB14	
AIBX2		AIB11		AIB13		AIB15
	AIB8		AIB6		AIB4	
AIBX1		AIB9		AIB7		AIB5
	Unused		AIB0		AIB2	
AIBX0		Unused		AIB1		AIB3
	Edge of Chiplet					

Figure 62. Channel 0 and AUX: South Side

The remaining channels shall be stacked by abutting each channel against the prior channel. The order shall depend on whether the interface is placed on the East/West sides or the North/South sides of the chiplet.




Figure 63. Channel Stacking: East Side




Figure 64. Channel Stacking: West Side




Figure 65. Channel Stacking: North Side




Figure 66. Channel Stacking: South Side

6.5 Channel-Number Semantics

The AIB Specification assumes no application-level semantics associated with channel numbers within a column. If an application implements channel-number semantics that impact how one interface connects to another, then it is the responsibility of the designer to resolve any channel-number conflicts.

6.6 Stratix-10 Legacy Bump Map

For legacy reasons, a special 40-data-signal bump table shall be used for devices intending to connect to a 40-data-signal AIB interface on Stratix 10 devices from Intel. The table and associated bump map are shown in the appendix (Section 7.1).

If a Stratix-10 legacy implementation is to interface with an AIB Plus implementation, redundancy shall be disabled. In addition, one row of microbumps shall be inserted after each set of six channels when stacking channels into a column.

An AIB interface designed to connect to a Stratix-10 legacy interface shall be a master, as Stratix-10 legacy interfaces are all slaves.

7 Appendices

7.1 Stratix-10 Legacy Bump Map

7.1.1 Stratix-10 Bump Table

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
AIB61	unused_AIB61	tri	AIB50	unused_AIB50	tri
AIB72	unused_AIB72	tri	AIB73	unused_AIB73	tri
AIB75	unused_AIB75	tri	AIB74	unused_AIB74	tri
AIB91	unused_AIB91	tri	AIB90	unused_AIB90	tri
AIB95	ns_sr_data	out	AIB94	ns_sr_load	out
AIB85	ns_sr_clk	out	AIB84	ns_sr_clkb	out
AIB76	unused_AIB76	tri	AIB77	unused_AIB77	tri
AIB58	unused_AIB58	tri	AIB63	unused_AIB63	tri
AIB48	unused_AIB48	tri	AIB55	unused_AIB55	tri
AIB62	unused_AIB62	tri	AIB60	unused_AIB60	tri
AIB53	unused_AIB53	tri	AIB54	unused_AIB54	tri
AIB49	ns_mac_rdy	out	AIB56	ns_adapt_rstn	out
AIB51	unused_AIB51	tri	AIB52	unused_AIB52	tri
AIB57	fs_rcv_clk	tri	AIB59	fs_rcv_clkb	tri
AIB64	unused_AIB64	tri	AIB65	fs_adapt_rstn	in
AIB80	unused_AIB80	tri	AIB81	unused_AIB81	tri
AIB78	unused_AIB78	tri	AIB79	unused_AIB79	tri
AIB87	ns_rcv_clk	out	AIB86	ns_rcv_clkb	out
AIB83	fs_sr_clk	in	AIB82	fs_sr_clkb	in
AIB89	unused_AIB89	tri	AIB88	unused_AIB88	tri
AIB93	fs_sr_data	in	AIB92	fs_sr_load	in
AIB71	unused_AIB71	tri	AIB70	unused_AIB70	tri
AIB68	unused_AIB68	tri	AIB69	unused_AIB69	tri
AIB66	unused_AIB66	tri	AIB67	unused_AIB67	tri
AIB20	RX[0]	in	AIB21	RX[1]	in
AIB22	RX[2]	in	AIB23	RX[3]	in
AIB24	RX[4]	in	AIB25	RX[5]	in
AIB26	RX[6]	in	AIB27	RX[7]	in
AIB28	RX[8]	in	AIB29	RX[9]	in
AIB43	fs_fwd_clk	in	AIB42	fs_fwd_clkb	in
AIB30	RX[10]	in	AIB31	RX[11]	in
AIB32	RX[12]	in	AIB33	RX[13]	in

Bump ID	Bump Name	IO	Bump ID	Bump Name	IO
AIB34	RX[14]	in	AIB35	RX[15]	in
AIB36	RX[16]	in	AIB37	RX[17]	in
AIB38	RX[18]	in	AIB39	RX[19]	in
AIB44	fs_mac_rdy	in	AIB45	unused_AIB45	tri
AIB18	TX[18]	out	AIB19	TX[19]	out
AIB16	TX[16]	out	AIB17	TX[17]	out
AIB14	TX[14]	out	AIB15	TX[15]	out
AIB12	TX[12]	out	AIB13	TX[13]	out
AIB10	TX[10]	out	AIB11	TX[11]	out
AIB41	ns_fwd_clk	out	AIB40	ns_fwd_clkb	out
AIB8	TX[8]	out	AIB9	TX[9]	out
AIB6	TX[6]	out	AIB7	TX[7]	out
AIB4	TX[4]	out	AIB5	TX[5]	out
AIB2	TX[2]	out	AIB3	TX[3]	out
AIB0	TX[0]	out	AIB1	TX[1]	out
AIB46	Unused	IO	AIB47	Unused	IO

Table 49. Stratix 10 Bump Table

7.1.2 Stratix-10 Bump Map

	1	2	3	4	5	6
	Edge of Chiplet					
A-F	Reserved for V _{DD} , GND					
G	AIB16		AIB41		AIB2	
H		AIB12		AIB8		AIB46
I	AIB17		AIB40		AIB3	
J		AIB13		AIB9		AIB47
K	AIB18		AIB10		AIB4	
L		AIB14		AIB6		AIB0
M	AIB19		AIB11		AIB5	
N		AIB15		AIB7		AIB1
O	AIB44		AIB30		AIB24	
P		AIB34		AIB43		AIB20
Q	AIB45		AIB31		AIB25	
R		AIB35		AIB42		AIB21
S	AIB38		AIB32		AIB26	
T		AIB36		AIB28		AIB22
U	AIB39		AIB33		AIB27	
V		AIB37		AIB29		AIB23
W-Z	Reserved for V _{DD} , GND					
AA	AIB57		AIB87		AIB93	
AB		AIB64		AIB83		AIB66
AC	AIB59		AIB86		AIB92	
AD		AIB65		AIB82		AIB67
AE	AIB51		AIB78		AIB71	
AF		AIB80		AIB89		AIB68
AG	AIB52		AIB79		AIB70	
AH		AIB81		AIB88		AIB69
AI	AIB53		AIB58		AIB75	
AJ		AIB62		AIB95		AIB61
AK	AIB54		AIB63		AIB74	
AL		AIB60		AIB94		AIB50
AM	AIB49		AIB76		AIB91	
AN		AIB48		AIB85		AIB72
AO	AIB56		AIB77		AIB90	
AP		AIB55		AIB84		AIB73

Figure 67. Stratix-10 Bump Map

7.2 Sideband-Control-Signal Shift Register Mapping (AIB Plus only)

Bit Order	Side Band Control Signals from Master to Slave	Bit Width	Default Value	Descriptions
[80]	ms_osc_transfer_en	1	1	MS output to SL to indicate MS OSC transfer has been enabled.
[79]	Reserved	1	1	Reserved
[78]	ms_tx_transfer_en	1	1	TX output to RX to indicate that TX OSC transfer has been enabled.
[77]	Reserved	1	1	Reserved
[76]	Reserved	1	1	Reserved
[75]	ms_rx_transfer_en	1	1	RX output to TX to indicate that RX is ready for data transfer.
[74]	ms_rx_dll_lock	1	1	RX output to TX to indicate that RX DLL achieves lock.
[73:71]	Reserved	1	1	Reserved
[70:69]	Reserved	1	1	Reserved
[68]	ms_tx_dcc_cal_done	1	1	TX output to RX to indicate that DCC calibration is done
[67]	Reserved	1	0	Reserved
[66]	Reserved	1	1	Reserved
[65:12]	User defined	1	0	For application use
[11]	User defined	1	0	For application use
[10]	User defined	1	0	For application use
[9]	User defined	1	0	For application use
[8]	User defined	1	0	For application use
[7]	Reserved	1	1	Reserved
[6]	Reserved	1	0	Reserved
[5]	Reserved	1	1	Reserved
[4:0]	User defined	1	0	For application use

Table 50. Master Sideband-Control Signals

Bit Order	Side Band Control Signals from Slave to Master	Bit Width	Default Value	Descriptions
[72]	sl_osc_transfer_en	1	1	RX output to MS to indicates SL OSC transfer has been enabled.
[71]	Reserved	1	0	Reserved
[70]	sl_rx_transfer_en	1	1	RX output to MS to indicate SL RX is ready to receive data
[69]	sl_rx_dll_dcc_lock_req	1	1	DLL/DCC calibration request from RX to TX AIB to start full DLL/DCC calibration.
[68]	sl_rx_dll_lock	1	1	RX output to MS (adapter and PHY) to indicate SL DLL achieves lock.
[67:65]	Reserved	1	0	Reserved
[64]	sl_tx_transfer_en	1	1	TX sends to RX (adapter and PHY) that it is ready for TX data transfer.
[63]	sl_tx_dll_dcc_lock_req	1	1	PHY DLL/DCC calibration request from TX to RX AIB to start full DLL/DCC calibration.
[62]	Reserved	1	0	Reserved
[61]	Reserved	1	0	Reserved
[60]	Reserved	1	1	Reserved
[59]	Reserved	1	0	Reserved
[58]	Reserved	1	1	Reserved
[57:32]	User defined	1	0	For application use
[31]	sl_tx_dcc_cal_done	1	1	TX AIB to notify MS that DCC calibration is complete.
[30:28]	User defined	1	0	For application use
[27]	Reserved	1	0	Reserved
[26:17]	User defined	1	0	For application use
[16]	User defined	1	0	For application use
[15]	User defined	1	0	For application use
[14]	User defined	1	0	For application use
[13]	User defined	1	0	For application use
[12:0]	User defined	1	0	For application use

Table 51. Slave Sideband-Control Signals