
axi_bram_ctrl_0
S_AXI
s_axi_aclk
s_axi_aresetn
BRAM_PORTA
BRAM_PORTB
AXI BRAM Controller
blk_mem_gen_0
BRAM_PORTA
BRAM_PORTB
rsta_busy
rstb_busy
Block Memory Generator
ps7_0_axi_periph
S00_AXI
ACLK
ARESETN
S00_ACLK
S00_ARESETN
M00_ACLK
M00_ARESETN
M01_ACLK
M01_ARESETN
M02_ACLK
M02_ARESETN
M00_AXI
M01_AXI
M02_AXI
AXI Interconnect
multiplier_16_bit_0
S00_AXI
s00_axi_aclk
s00_axi_aresetn
multiplier_16_bit_v1.0 (Pre-Production)
sc_fifo_axi_aaj_0
S00_AXI
s00_axi_aclk
s00_axi_aresetn
sc_fifo_axi_aaj_v1.0 (Pre-Production)
rst_ps7_0_50M
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
processing_system7_0
M_AXI_GP0_ACLK
DDR
FIXED_IO
USBIND_0
M_AXI_GP0
FCLK_CLK0
FCLK_RESET0_N
ZYNQ7 Processing System
DDR
FIXED_IO