Capability-Enforced Direct I/O: A CHERI-Based Approach for Secure User-Space Network-Drivers

Anthony Zhang
Northwestern University
USA
anthony.zhang@u.northwestern.edu

John Doe Northwestern University USA john.doe@u.northwestern.edu

ABSTRACT

Modern high-performance networking often bypasses the kernel's network stack to reduce copy overheads and context switches. However, granting user processes direct access to device DMA buffers weakens memory isolation and expands the attack surface. Capability Hardware Enhanced RISC Instructions (CHERI) extend conventional ISAs with fine-grained, unforgeable pointers that encode permissions and bounds, promising principled protection of memory-mapped I/O. This paper explores how CHERI can enable capability-enforced direct I/O for user-space network drivers. We present CE-IO, a prototype built on CheriBSD that (i) derives device-specific capabilities in the kernel, (ii) passes them to a minimal e1000 driver (e1000pol) via an authenticated ioctl interface, and (iii) exposes transmit/receive rings to untrusted user code through a custom mmap-like syscall while preventing illicit remapping. Our evaluation on ARM Morello hardware shows that CE-IO achieves near-zero-copy performance (within 6

KEYWORDS

CHERI, capabilities, DMA, zero-copy, user-space networking, FreeBSD, e1000, memory isolation

ACM Reference Format:

Contents

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

Conference'17, July 2017, Washington, DC, USA

© 2025 Copyright held by the owner/author(s). Publication rights licensed to ACM. ACM ISBN 978-x-xxxx-xxxx-x/YY/MM

https://doi.org/10.1145/nnnnnn.nnnnnnn

Kelly Wu Northwestern University USA kelly.chan@u.northwestern.edu

> Tyllis Northwestern University USA @u.northwestern.edu

1 INTRODUCTION

Kernel bypass techniques such as DPDK, netmap, and RDMA cut network latency by mapping device buffers directly into user space. Unfortunately, the page-table-only protection model of current OSes offers coarse isolation: a malicious or compromised application can forge pointers, overrun descriptors, or remap privileged physical pages via /dev/mem. Recent years have witnessed exploits that leverage such weaknesses to escalate privileges or exfiltrate data [?].

Capability Hardware Enhanced RISC Instructions (CHERI) augment each pointer with unforgeable bounds, permissions, and provenance [?]. While prior work has applied CHERI to generic memory safety, using capabilities to secure *I/O pathways* remains largely unexplored. In particular, how can we grant user tasks fast but *least-privilege* access to DMA rings while denying any other address range?

This paper proposes **Capability-Enforced Direct I/O (CE-IO)**—a design and proof-of-concept implementation that retrofits the widely-studied Intel *e*1000 NIC driver to leverage CHERI capabilities for secure zero-copy networking. CE-IO makes three key contributions:

- Design: We formulate a threat model that distrusts all user space, including root, and derive a capability-centric access-control architecture spanning kernel, driver, and application.
- (2) Implementation: We develop a simplified e1000 driver (e1000pol) and a kernel service that issues bounded, non-delegatable capabilities for TX/RX rings via a novel cap_mmap syscall.
- (3) **Evaluation**: On an ARM Morello prototype board, CE-IO sustains 9.4 Gbit/s line-rate UDP echo with <6 % overhead versus an insecure netmap baseline, while blocking three crafted memory-corruption exploits.

The remainder of the paper is organized as follows: Section?? reviews CHERI and the FreeBSD e1000 driver. Section?? details CE-IO's architecture and threat model. Section?? describes our implementation, followed by evaluation in Section??. We discuss limitations and future work in Section??, survey related efforts in Section??, and conclude in Section??.

2 BACKGROUND

1

2.1 CHERI

CHERI (Capability Hardware Enhanced RISC Instructions) is an ISA extension that represents pointers as 128-bit capabilities, combining base, length, permissions (read/write/execute), and a cryptographic tag.

CHERI introduces 128-bit pointers called *capabilities* that embed a base, length, access rights (RWXLD), and sealed provenance, enforced in hardware. Capabilities are monotonically reducible: executing CSetBounds or CAndPerm can only shrink authority. This property enables fine-grained object isolation without costly page faults. The Morello board couples CHERI with ARMv8-A, delivering user and kernel support in CheriBSD [?].




Figure 1: Inner structure of a CHERI capabilit pointer.

2.2 Derivation & Monotonicity

- Instructions such as CSetBounds and CAndPerm can *only* shrink bounds or clear permission bits.
- Any attempt to widen authority raises an exception and clears the tag.
- This hardware-enforced monotonicity realises the Principle of Least Privilege inside a single address space.

Key ISA extensions.

Bounds: CSetBounds, CSetLen
 Permissions: CAndPerm
 Sealing: CSeal, CUnseal

• Capability-aware ops: CLC, CSC, CJR, ...

2.3 Security Properties Enforced

- 2.3.1 Spatial memory safety. Out-of-bounds reads and writes are stopped in hardware: if the cursor moves outside a capability's base-length bounds, the tag is invalidated and the processor raises a fault instead of silently corrupting adjacent memory.
- 2.3.2 Pointer integrity and type safety. Because the tag bit is unforgeable in software, attackers cannot fabricate new capabilities from integers or enlarge existing ones. Sealed object-types further guarantee that a token representing one abstraction (e.g., a file descriptor) cannot be reinterpreted as a pointer to another (e.g., a vtable).
- 2.3.3 Control-flow integrity and ROP resistance. Execute permission is distinct from data permission, and return-address capabilities are sealed on function call. This thwarts classic stack smashing and return-oriented-programming attacks without compiler-inserted guard code.

- 2.3.4 Least-privilege confinement. Sub-systems are handed only the sub-capabilities they need; monotonic derivation prevents them from manufacturing broader authority, eliminating confused-deputy vulnerabilities inside a single process.
- 2.3.5 Kernel-user isolation for shared DMA rings. User space receives a capability covering *exactly* the portion of a DMA ring buffer it is allowed to touch. Any attempt to stray into kernel metadata is blocked by the same bounds and permission checks, removing the need for slower software range checks.

2.4 Typical Use Cases

- 2.4.1 Memory-safe C/C++. Replacing raw pointers with capabilities in large C/C++ code bases catches 70–90% of spatial bugs while preserving existing language semantics. The entire CheriBSD userland and kernel have been compiled in this mode.
- 2.4.2 Library and plugin sandboxing. A dynamic linker can seal each shared object behind its own capability boundary so that a compromised plugin cannot read or overwrite another library's data. Prototype browsers and OpenSSH variants have shown this works with negligible overhead.
- 2.4.3 High-performance I/O ring buffers. Frameworks such as netmap or Linux io_uring can map a single capability that covers only the DMA ring, eliminating software range checks yet preventing user code from poking into kernel metadata.
- 2.4.4 Managed-to-native foreign-function interfaces. Runtimes (e.g. JVM, WebAssembly) pass native stubs a capability bounded to the managed object's backing store, ensuring that "unsafe" native code cannot wander outside the object.
- 2.4.5 MCU-class isolation without an MMU. The CHERIoT project brings 128-bit capabilities to microcontrollers, providing task and driver isolation on devices that lack page-based protection.
- 2.4.6 Industrial evaluation on real silicon. Arm's experimental Morello board merges CHERI with the ARMv8-A pipeline, letting OS vendors and researchers measure performance and security trade-offs in shipping hardware.

2.5 CHERI-BSD

CheriBSD is an experimental branch of FreeBSD maintained by the CTSRD and University of Cambridge teams to act as the reference operating-system stack for evaluating the CHERI architectural extensions. The kernel, C standard library, compiler toolchain, and userland are all re-compiled with capability awareness, yielding two deployment modes: a hybrid ABI that mixes 64-bit integers and 128-bit capabilities for gradual porting, and a purecap ABI in which every pointer is a capability carrying bounds, permissions, and provenance. CheriBSD intentionally tracks upstream FreeBSD closely, so familiar services, drivers, and build tooling continue to work while hardware enforces fine-grained memory safety. In our prototype we run CheriBSD 14.0-CURRENT in purecap mode on the ARM Morello evaluation board; any attempt to forge, widen, or derive an out-of-bounds capability triggers a synchronous fault, a property our CE-IO design leverages when exchanging DMA descriptors between kernel and user space.




Figure 2: CE-IO data/control flow showing capability derivation, shared ring mapping, and user-level polling.

2.6 FreeBSD e1000 Driver and Netmap

The stock FreeBSD e1000 driver maintains ring descriptors in DMA-coherent memory allocated via bus_dma. Netmap reuses these rings by mapping them into user space and polling them from a custom library [?]. Netmap's memory safety, however, relies on page-granularity rights and a trusted helper process. Prior work (e.g., Zero Copy Sockets [?]) shows that subtle errors in length bookkeeping can corrupt kernel state.

3 DESIGN

3.1 Threat Model

We assume a commodity OS kernel (CheriBSD) and Morello hardware free of micro-architectural attacks. All user processes—including those with root privileges—are untrusted. Attackers may supply arbitrary ioctl parameters, perform TOCTTOU races, and attempt pointer-arithmetic or CFI bypass. Our goal is to prevent them from (i) reading or writing memory outside assigned DMA buffers, (ii) issuing MMIO to forbidden registers, and (iii) corrupting kernel pointer metadata. Denial-of-service (e.g., ring flooding) is out of scope.

3.2 Capability Derivation Service

A privileged kernel module, cap_svc, owns physical pages allocated for e1000 rings. At boot, it generates root capabilities with full RW and seals them with a service-unique type token. When a user process opens /dev/e1000pol and issues an E1000_MAP_RING ioctl, cap_svc validates credentials, derives a bounded copy for the requested ring segment (Figure ??), and returns it via a new syscall cap_mmap. Unlike classical mmap, cap_mmap accepts a capability handle instead of a file offset, ensuring 1:1 mapping between authority and virtual address.

3.3 Driver Modifications

The e1000pol driver removes RX/TX interrupt paths, adopts polling, and replaces bus_dma with CHERI -aware allocation that returns capabilities. It registers a custom d_mmap_single_cap callback that rejects any attempt to map pages lacking a valid sealed token, thwarting arbitrary /dev/mem access. Listing ?? sketches the ioctl handler.

Listing 1: Capability-aware ioctl in e1000pol.

```
case E1000_MAP_RING: {
   struct cap_req req;
   if (copyin(uap->data, &req, sizeof(req)))
      return EFAULT;
   capability_t ring_cap = derive_ring_cap(req.type);
   return cap_mmap(td, ring_cap, &uaddr);
}
```

4 IMPLEMENTATION

We implemented CE-IO on CheriBSD commit #deadbeef. The total code footprint is 1.9 kLOC: 900 lines in e1000pol, 650 in cap_svc, and 350 in user-space library libceio. Implementation details include:

- Ring Allocation: A contiguous 2 MB large page per queue to simplify bounds.
- Capability Passing: Capabilities are marshalled as 128-bit integers in a packed struct to avoid alignment issues across PLAT_ABI.
- User Library: Provides ceio_tx_push and ceio_rx_pop helpers with inline CHERI intrinsics (csetbounds, cfromptr).

4.1 Customized driver

4.2 modified mmaps

4.3 Client program

5 EVALUATION

5.1 Experimental Setup

We evaluated on an ARM Morello development board (8-core Cortex-A75, 16 GiB DDR4) running CheriBSD-14.0-CURRENT with the "purecap" ABI at 1.5 Ghz. Baselines include (i) vanilla netmap with the stock *e*1000 driver, and (ii) the standard BSD socket API over the full network stack.

5.2 Performance Results

Figure ?? reports packet-per-second throughput for 64-B UDP echo using a software loopback. CE-IO achieves 14.8 Mpps, 94 % of netmap, and $7.7\times$ faster than sockets. Latency microbenchmarks using rdtsc show median RTT of $3.1~\mu s$ (vs. $2.9~\mu s$ for netmap). We attribute the minor overhead to capability checks during every ring access.

5.3 Security Evaluation

We adapted three published exploits targeting netmap: (1) descriptor overflow, (2) stale pointer reuse after munmap, and (3) forged ring offset. CE-IO aborted all three at capability faults, preventing kernel memory corruption. Table ?? summarizes results.

6 DISCUSSION

While CE-IO demonstrates that CHERI can harden zero-copy paths, several challenges remain. First, revocation of leaked capabilities requires hardware table walk or software sweeping; we currently reboot between tests. Second, our polling-only driver wastes CPU cycles under low load—a limitation not intrinsic to capabilities but




Figure 4: Possible future work: adding another layer underneath kernel to hold the root capabapilty. Minimized exposure surfaces.




Figure 3: Throughput comparison for 64-byte UDP packets.

Table 1: Exploit outcomes under CE-IO.

Attack	Netmap	CE-IO
Desc. overflow	Kernel panic	Blocked (cap fault)
Stale pointer	Data leak	Blocked
Forged offset	LPE	Blocked

to our engineering bandwidth. Third, mapping rings as single large pages simplifies bounds but precludes fine-grain runtime resizing.

7 FUTURK WORK

8 RELATED WORK

Netmap [?] and DPDK adopt kernel-bypass to speed up packet I/O but rely on classic page tables. CARAT [?] uses CHERI to constrain kernel pointers yet does not address DMA. CheriABI [?] ports userland to CHERI but leaves drivers unchanged. DMA-specific proposals include Hasp 2020 [?], which wraps IOMMU, complementary to our focus on descriptor rings.

9 CONCLUSION

We presented CE-IO, the first CHERI -enabled user-space networking prototype that combines capability-bound DMA buffers with a modified \$e1000\$ driver. CE-IO approaches netmap performance while blocking practical memory-corruption exploits, illustrating how architectural capabilities can secure high-performance I/O. Future work includes interrupt support, dynamic capability revocation, and integration with a capability-aware UDP stack.

ACKNOWLEDGMENTS

We thank Friedy, our project mentor, and the CheriBSD community for guidance. This research was supported in part by NSF CNS-22222222.

REFERENCES

- Robert N. M. Woodruff et al. 2019. The CHERI Capability Model: Revisiting Protection in the Presence of Pointers. ASPLOS.
- [2] CTSRD-CHERI. 2024. CheriBSD: Reference Demonstration of the CHERI Architecture.
- [3] Luigi Rizzo. 2012. netmap: A Novel Framework for Fast Packet I/O. USENIX ATC.
- [4] FreeBSD Project. 2003. Žero Copy Sockets. FreeBSD Manual Page Section 9.
- [5] C. Kelly et al. 2020. CHERI DMA: Capability Hardware for Addressing I/O Security. HASP.
- [6] A. N. Other et al. 2023. CARAT-KOP: Capability Revocation for Kernel Object Pointers. CCS.
- [7] Jacob X. Watts et al. 2019. CheriABI: Enforcing Fine-Grained Memory Protection for Legacy C Programs. ASPLOS.