

Anubhav Bhatla

✉ bhatlaanubhav2001@gmail.com • ⚡ anubhavbhatla.github.io
LinkedIn: [anubhav-bhatla](https://www.linkedin.com/in/anubhav-bhatla/)

Research Interests

I am broadly interested in Computer Systems & Architecture and Hardware Security. This includes advanced topics such as secure and randomized caches, cache partitioning techniques, and branch predictor designs.

Education

Massachusetts Institute of Technology Doctor of Philosophy in Electrical Engineering and Computer Science	(Sep 2025 - Present)
Indian Institute of Technology Bombay Integrated Bachelor and Master of Technology (Dual Degree) in Electrical Engineering Minor Degree in Computer Science and Engineering	(Nov 2020 - Aug 2025) GPA: 9.39/10

Publications

- A. Bhatla[†], Navneet[†], M. Qureshi, B. Panda. “**The Avatar Cache: Enabling On-Demand Security with Morphable Cache Architecture.**” Under review at an A* security conference
- A. Bhatla[†], H. Bhavsar[†], S. Saha, B. Panda. “**So, You Think You Know All About Secure Randomized Caches?**” Accepted at the USENIX Security Symposium (**USENIX Security'25**) (Pre-print, Artifact)
Distinguished Artifact Award Winner
- A. Bhatla[†], Navneet[†], B. Panda. “**The Maya Cache: A Storage-efficient and Secure Fully-associative Last-level Cache.**” Presented at the International Symposium on Computer Architecture (**ISCA'24**) (Paper, Talk, Artifact)

[†]denotes equal contribution

Research Experience

Practical and Secure Randomized Last-level Cache Design (Thesis) <i>Prof. Biswabandan Panda, IIT Bombay</i>	(Jan 2023 - Present) Research Project
---	--

1. Maya Cache Design

- Thoroughly studied the Mirage cache design which provides security against conflict-based attacks at a high power, storage and area overhead, and observed that **>80%** of the entries brought into the last-level cache are dead
- Designed a security model for Maya, based on **Markov chains**, and simulated it for 1 trillion cache accesses, along with a mathematical proof to show that no set-associative evictions occur in over 10^{32} cache accesses (**10^{16} years**)
- Modelled the Maya cache in the **ChampSim** simulator and **PCACTI** 7nm FinFET to show savings in storage (2%), power (5%), energy (13%), and area (28%), compared to a traditional non-secure set-associative cache
- Used the **CacheFX** simulator to show that Maya performs similar to a fully-associative cache against **occupancy-based attacks**, by estimating the number of encryptions required to break AES and modular exponentiation

2. Avatar Cache Design (Collaborator: *Prof. Moinuddin Qureshi, Georgia Tech*)

- Analyzed the practicality and **design complexity** of various state-of-the-art secure LLC designs such as Mirage and Maya, with the aim of designing a simpler and more practical LLC design with very little overheads
- Observed that **increasing the cache associativity** along with **invalidation** of a fraction of cache lines helps provide security against conflict-based attacks without using any tag store-data store decoupling or storage of pointers
- Provided “**security-on-demand**” by providing the user with the option of security in the BIOS. If the user opts for no security, Oasis operates as a traditional non-secure set-associative cache, operating at **zero overheads**
- Implemented the Avatar design on the **ChampSim** multi-core simulator and **PCACTI** 7nm FinFET to show a **<0.2%** performance overhead, a 2% power overhead, 0.9% storage overhead when operating in the secure mode

3. Demystifying Randomized Caches (Collaborators: *Intel India | Prof. Sayandee Saha, IIT Bombay*)

- Performed a thorough security analysis of various state-of-the-art secure cache designs such as Mirage and Maya, to understand the **minimal set of necessary and sufficient additions** required to make the LLC secure
- **Systematized** the various secure cache design features such as the use of skews, extra invalid tag ways, tag store-data store decoupling, high associativity, replacement policy, and remapping, and analyzed their security impact **individually** and **in conjunction** with one another
- Advocated for **high associativity** designs as they provide robust security with minimal design complexity and overheads
- Provided **new insights** into the effect of these knobs against **occupancy-based attacks**, showing how only partitioning-based solutions can mitigate low- and full-occupancy-based attacks

Branch Predictor Partitioning for Performance

Prof. Dean Tullsen, University of California, San Diego

(Apr 2024 - Present)

Research Project

- Studied the **Half&Half** branch predictor partitioning technique and how partitioning the branch predictor between threads can help improve performance for certain application pairs running in **SMT** mode
- Used the **perf** tool to identify application pairs from the **SPEC2017** benchmark suite which have high conditional branch mis-prediction rates when running in SMT mode on the same core
- Implemented the **branch-alignment algorithm** suggested in Half&Half on top of the **LIVM** compiler to align conditional branches to the appropriate program counter values to ensure that only half of the conditional branch predictor is used
- Working on identifying **prediction-critical workloads** that don't perform well when running concurrently with another process in SMT mode, and will benefit from using a partitioned conditional branch predictor

Secure Cache-line Reallocation in Partitioned Caches (Report)

(Jul 2022 - Nov 2022)

Prof. Virendra Singh, IIT Bombay

Research Project

- Studied and implemented the **UCP** and static cache partitioning technique on the **Sniper** multi-core simulator, along with **PASS-P**, which provides security against side-channel attacks for dynamic cache-partitioning techniques
- Analyzed **SPEC2006** benchmark pairs for performance, focusing on clean re-allocated blocks and dead blocks.
- Proposed and implemented modifications to PASS-P, based on observing a high dead block percentage, to **preferentially reallocate dead blocks** on every phase change instead of dirty blocks, thereby reducing dead blocks by over 10%

Honours & Awards

- Won the **Distinguished Artifact Award** at the USENIX Security Symposium (SEC'25) (2025)
- Received the **MIT EECS Great Educators Fellowship** for exemplary research achievements (2025)
- Awarded the **Intel India Research Fellowship** 2024-25 with a total grant of INR 800,000 (\$9500) (2024)
- Ranked **5th** among **99** students enrolled in the Electrical Department Dual Degree program (2024)
- Sanctioned a **grant** of INR 420,000 (\$5000) for presenting at **ISCA'24**, Argentina, as an undergraduate (2024)
- Awarded **Undergraduate Research Award** by IIT Bombay for excellence in research and development (2023)
- Secured **All India Rank 266** in Joint Entrance Exam, JEE (Advanced) among 160,000 candidates (2020)
- Awarded the Kishore Vaigyanik Protsahan Yojana (**KVPY**) fellowship with **All India Rank 337** (2018)

Teaching & Mentorship Experience

Department Academic Mentor

(May 2024 - Present)

Student Mentorship Program, IIT Bombay

Mentorship

- Selected as part of a **54**-member team handpicked after a rigorous process of meticulous interviews and peer reviews
- Appointed to personally mentor **6 sophomores** with their academics, extra-curricular activities, career paths, and research journeys during the rigorous second year in Electrical Engineering at IIT Bombay
- Contributed to the **department website** blog and collected course feedback, providing academic help to **1300+** students

Teaching Assistant

Served as a TA for Electrical Engineering and Computer Science students in the following courses:

- CS773: Comp. Arch. for Performance and Security (100+ students) Instructor: *Prof. Biswabandan Panda* (2025)
- EE789: Algorithmic Design of Digital Systems (80+ students) Instructor: *Prof. Madhav Desai* (2025)
- CS683: Advanced Computer Architecture (100+ students) Instructor: *Prof. Biswabandan Panda* (2024)
- EE229: Signal Processing (90+ students) Instructor: *Prof. Preeti Rao* (2024)
- EE309: Microprocessors (200+ students) Instructor: *Prof. Virendra Singh* (2022)

Responsible for creating **assignment problems**, conducting **doubt-solving sessions** to help academically weak students, creating **tutorial solutions**, helping with the **course evaluation**, and academically mentoring students

Professional Experience

Embedded Software Intern

(May 2023 - Jul 2023)

Texas Instruments India, Bangalore

Internship

- Created a **driver-monitoring application** for the AM62Ax Sitara MPU, capable of detecting **driver-drowsiness** and **gaze-detection** to ensure that the driver is attentive towards the road which helps reduce the risk of accidents
- Used the **GStreamer** media framework to create a new media pipeline which enables **stacking of multiple DNN models**, required for using multiple DNN models to efficiently and correctly make classifications using just the driver's face
- Analyzed and documented the **boot flow** of various microprocessors and created a boot loader **porting guide** for the Sitara AM62x MPU which makes it easier to port user applications from a different microprocessor to the AM62x