


The Processor: Datapath

Implementing MIPS: the Fetch/Execute Cycle

- High-level abstract view of fetch/execute implementation
 - use the program counter (PC) to read instruction address
 - fetch the instruction from memory and increment PC
 - use fields of the instruction to select registers to read
 - execute depending on the instruction
 - repeat...





Overview: Processor Implementation Styles


- Single Cycle
 - perform each instruction in 1 clock cycle
 - clock cycle must be long enough for slowest instruction; therefore,
 - disadvantage: only as fast as slowest instruction
- Multi-Cycle
 - break fetch/execute cycle into multiple steps
 - perform 1 step in each clock cycle
 - advantage: each instruction uses only as many cycles as it needs
- Pipelined
 - execute each instruction in multiple steps
 - perform 1 step / instruction in each clock cycle
 - process multiple instructions in parallel assembly line

Functional Elements

- Two types of functional elements in the hardware:
 - elements that operate on data (called combinational elements)
 - elements that contain data (called state or sequential elements)

Combinational Elements

- Works as an $input \Rightarrow output function$, e.g., ALU
- Combinational logic reads input data from one register and writes output data to another, or same, register
 - read/write happens in a single cycle combinational element cannot store data from one cycle to a future one




Clock cycle

State Elements


- State elements contain data in internal storage, e.g., registers and memory
- All state elements together define the state of the machine
 - What does this mean? Think of shutting down and starting up again...
- Flipflops and latches are 1-bit state elements, equivalently, they are 1-bit memories
- The output(s) of a flipflop or latch always depends on the bit value stored, i.e., its state, and can be called 1/0 or high/low or true/false
- The input to a flipflop or latch can change its state depending on whether it is clocked or not...

Synchronous Logic: Clocked Latches and Flipflops




State Elements on the Datapath: Register File

Port implementation:




Read ports are implemented with a pair of multiplexors - 5 bit multiplexors for 32 registers




Write port is implemented using a decoder - 5-to-32 decoder for 32 registers. Clock is relevant to write as register state may change only at clock edge


Datapath: Instruction Store/Fetch & PC Increment




Three elements used to store and fetch instructions and increment the PC



Datapath




Datapath: R-Type Instruction




Two elements used to implement R-type instructions

Datapath







Datapath: Load/Store Instruction




Two additional elements used To implement load/stores


Datapath





Datapath: Branch Instruction








MIPS Datapath I: Single-Cycle


Input is either register (R-type) or sign-extended lower half of instruction (load/store)




Data is either from ALU (R-type) or memory (load)

Combining the datapaths for R-type instructions and load/stores using two multiplexors


Animating the Datapath: R-type Instruction




Animating the Datapath:Load Instruction



Animating the Datapath: Store Instruction




MIPS Datapath II: Single-Cycle



Adding instruction fetch

MIPS Datapath III: Single-Cycle



Important note: in a single-cycle implementation data cannot be stored during an instruction – it only moves through combinational logic

