

# **EE619A**

## **Verilog project**

**Saikumar Gadde(22104091)**

**Vamshi Punna(22104136)**

**Vipul Neharwal(22104138)**


**Shreyanshu(22104100)**

**Anubhav Singh Pawar(22104018)**


1. Implementing MUX based logic and JK synchronous counter:

a) Write a Verilog module to implement a 2-to-1 multiplexer (MUX) at (i) structural level using elementary two-input logic gates (NOT, NAND, NOR), (ii) behavioural level. Using this module and other elementary two-input logic gates as necessary, build a  $2^n$ -to-1 MUX that can implement any Boolean function of 5 variables.

The following figure represents the general 2-to-1 multiplexer(MUX).



i) Implementation of MUX using two-input logic gates(NOT, NAND, NOR)




Sel	y0	y1	OUT
0	$\overline{I_0}$	1	I0
1	1	$\overline{I_1}$	I1

VERILOG CODE:

```
1 module mux_2to1(OUT,I1,I0,Sel); //Defines a module mux with 4 ports OUT,Iq,I0,Sel
2 input I0,I1,Sel; //Defines inputs to the module I0,I1, Sel
3 output OUT; //Defines output for the module OUT
4 wire y0,y1,Sel_n; //Declared three wires: Sel_n, y0, and y1
5 not(Sel_n,Sel); //Sel_n is complement of Sel
6 nand(y0,I0,Sel_n); //Defines y0 as the output nand gate, while I0 and Sel_n are inputs
7 nand(y1,I1,Sel); //Defines y1 as the output nand gate, while I1 and Sel_n are inputs
8 nand(OUT,y0,y1); //Defines OUT as the output nand gate, while y0 and y1 are inputs
9 endmodule //Defines end of Module defination
```

Waveform:




ii) Implementation of MUX in behavioral


VERILOG CODE:

```
1 module MUX_2to1_behavioral(OUT,I0,I1,Sel); //Defines module for 2*1 mux with three input ports: ip0, ip1, and s0, and one output port out.
2 input I0, I1, Sel; // Defines ip0, ip1, and s0 are input ports to the module.
3 output OUT; // Defines output port of the module
4 reg OUT; // Defines Out as a register
5 always@(Sel or I0 or I1) // Define that block should be executed whenever any of the three input signals (s0, ip0, or ip1) change.
6 begin
7 if(Sel)
8 OUT = I1;
9 else
10 OUT = I0; // Checks the value of s0 and gives the output respectively
11 end
12 endmodule
```

Waveform:




### iii) Implementation of 32-to-1MUX using 2-to-1MUX



## VERILOG CODE:


```
1 module mux_32to1(out,inp,sel); //Defines module for 32*1 mux with 3 ports
2 input [31:0] inp;//Defines 32 bit input bus
3 input [4:0] sel; //5 bit input bus for the select lines
4 output out; // main output
5 wire [15:0] y; //Declares a 16-bit wire bus named "y" represents first stage outputs
6 wire [7:0] x; //declares an 8-bit wire bus named "x" represents second stage outputs
7 wire [3:0] m; //declares a 4-bit wire bus named "m" represents third stage outputs
8 wire 10,11; //declares two single-bit wires named "10" and "11" represents fourth stage outputs
9 genvar i; // generate a variable
10 //generates 16 instances of a 2-to-1 multiplexer named "inst0"
11 generate for(i=0;i<16;i=i+1)
12 begin
13 mux_2to1 inst0(y[i],inp[2*(i)+1],inp[2*i],sel[0]);
14 end
15 endgenerate
16 //generates 8 instances of a 2-to-1 multiplexer named "inst1"
17 generate for(i=0;i<8;i=i+1)
18 begin
19 mux_2to1 inst1(x[i],y[2*(i)+1],y[2*i],sel[1]);
20 end
21 endgenerate
22 //generates 4 instances of a 2-to-1 multiplexer named "inst2"
23 generate for(i=0;i<4;i=i+1)
24 begin
25 mux_2to1 inst2(m[i],x[2*(i)+1],x[2*i],sel[2]);
26 end
27 endgenerate
28 //instantiates a 2-to-1 multiplexer named m1,m2,m3
29 mux_2to1 m1(10,m[1],m[0],sel[3]);
30 mux_2to1 m2(11,m[3],m[2],sel[3]);
31 mux_2to1 m3(out,11,10,sel[4]);
32 endmodule
```

## Waveforms:



b) Write a Verilog module to implement a clock-enabled JK flip-flop (Jack Kilby flip-flop) at (i) structural level using elementary two-input logic gates (NOT, NAND, NOR), (ii) behavioural level. Using this module and other two- input logic gates as necessary, build a four-bit synchronous binary counter.

i) Implementation of JK\_flipflop at structural level



Truth Table

CLK	J	K	$Q_{n+1}$
↑	0	0	$Q_n$
↑	0	1	0
↑	1	0	1
↑	1	1	$Q_n'$


VERILOG CODE:

```

1 module jkff_structural(q,qbar,clk,j,k);
2   input j,k,clk;
3   output q,qbar;
4   wire nand1_out; // output from nand1
5   wire nand2_out; // output from nand2
6   //temporary wires
7   wire x,xbar,y,ybar;
8   wire a,b,c,d;
9   assign a =1'b0; // assumed previous state of q as '0'
10  assign b=1'b1; // assumed previous state of qbar as '1'
11  nand(x,clk,b);
12  not(xbar,x);
13  nand(nand1_out,j,xbar); //nand1
14  nand(y,clk,a);
15  not(ybar,y);
16  nand(nand2_out,k,ybar); //nand2
17  nand(c,b,nand1_out); //nand3
18  nand(d,a,nand2_out); //nand4
19  assign q = c;
20  assign qbar = ~q;
21 endmodule

```

Waveform:




## ii) Implementation of JK\_flipflop in behavioural model

### VERILOG CODE:


```
1 module jk_ff_behavioral(
2     input j,k, clk, reset,
3     output reg q,
4     output reg qbar
5     // declares a Verilog module with four input ports: j, k, clk, and reset. It also has two output ports: q for the output signal and qbar for the complemented output signal.
6 );
7 // This line starts an always block that is sensitive to the rising edge of the clk signal or the rising edge of the reset signal.
8 always @(posedge clk or posedge reset) begin
9     // This block contains the logic for the JK flip-flop.
10    if (reset) begin
11        q <= 0;
12        qbar <= 1;
13    end else begin
14        if (j && k) begin
15            q <= qbar;
16            qbar <= q;
17        end else if (j) begin
18            q <= 1;
19            qbar <= 0;
20        end else if (k) begin
21            q <= 0;
22            qbar <= 1;
23        end
24    end
25 end
26 endmodule
```

### Waveform:





### iii) Implementation of 4\_bit\_synchronous\_counter using JK\_flipflop



Count	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1
0	0	0	0	0

### VERILOG CODE:

```

1 //The inputs are clk, reset, and four JK flip-flop inputs (j and k), and the output is a 4-bit count register.
2 module up_counter(
3     input clk, reset,
4     output reg [3:0] count
5 );
6 //Declare four wires (q0, q1, q2, q3) to store the outputs of the four JK flip-flops
7 integer i =1;
8 wire q0, q1, q2, q3;
9 wire qbar0, qbar1, qbar2, qbar3;
10 wire x,y;
11 and a1(x,q0,q1);
12 and a2(y,q0,q1,q2);
13 //These four lines declare four instances of the JK flip-flop and connect their inputs and outputs to the wires and signals declared earlier.
14 jk_ff_beh u0 (.j(i),.k(i), .clk(clk), .reset(reset), .q(q0), .qbar(qbar0));
15 jk_ff_beh u1 (.j(q0), .k(q0), .clk(clk), .reset(reset), .q(q1), .qbar(qbar1));
16 jk_ff_beh u2 (.j(x), .k(x), .clk(clk), .reset(reset), .q(q2), .qbar(qbar2));
17 jk_ff_beh u3 (.j(y), .k(y), .clk(clk), .reset(reset), .q(q3), .qbar(qbar3));
18 //This always block is triggered on the rising edge of the clock or when the reset signal goes high
19 always @(posedge clk or posedge reset) begin
20     if (reset) begin
21         count <= 0;
22     end else begin
23         count <= {q3, q2, q1, q0};
24     end
25 end
26
27 endmodule

```

Waveform:

