

SWINBURNE UNIVERSITY OF TECHNOLOGY

## COS10004 Computer Systems


Lecture 3.3: More ripple counters

CRICOS provider 00111D

Dr Chris McCarthy

#### RIPPLE COUNTER


Ripple counters utilise the toggle setting of J-K Flip Flops:







#### RIPPLE COUNTER









- Suppose we want to count up to a power of two? For example 6
- > Why 6 you ask ?







- Suppose we want to count in a modulo that is not a neat power of two? For example 6
- > Why 6 you ask ?







#### MOD 6 COUNTER

- What do we need to do?
- An incrementing counter
- A forced reset of all Flip Flops to zero when the counter reaches 6





#### **MODULO 6 COUNTER**

- What do we need to do ?
- An incrementing counter:

falling edge trigger - easy!

 A forced reset of all Flip Flops to zero when the counter reaches 6:

FF reset - not too tricky some extra logic gates to monitor things, and trigger a





### MODULO 6 COUNTER


- Have a go!
- Detect the illegal state (6)
- Reset the FFs to wrap around to zero





# MODULO 6 COUNTER WITH A MOMENTARY ILLEGAL STATE

- Detecting the first illegal state (6 in this case) and using the asynchronous master reset (MR) or CLR' immediately resetting to 0 (don't wait for the clock) by
- This circuit uses a cascading clock







#### SUMMARY

- Counters don't have to wrap around at powers of 2
- Can use outputs of FFs and approrpaite logic gates to detect "illegal state"
- Slight problem though:
- Master reset is asynchronous
- The illegal state momentarily still happens!
- We can do better ! ....in fact .. We NEED to do better ...next lecture



