

ANUDHARSAN R R

VLSI DESIGN ENGINEER

9487514061 | anudharsan180@gmail.com |  LinkedIn/Anudharsan R R

Objective

A dedicated VLSI engineering student with strong core knowledge in digital electronics and HDL coding, seeking an opportunity to begin my career in the semiconductor field and apply my technical skills in real-time projects.

Education

Under Graduate | M.Kumarasamy college of engineering 2028

Pursuing Electronics Engineering (Vlsi Design and Technology)

Current CGPA : 7.9%

HSC | SRK Matric Hr Sec School 2024

Major : Biology , Mathematics | 76.6 %

Technical Skills

- C , C ++
- Python , Java
- HDL(Verilog)
- Office automation

Tools

Xilinx Vivado
FPGA (pynq z2)

Certification

INTERNATIONAL : Cleared JLPT(Japanese language proficiency Test) N5

NPTEL : Certified on Programming in Modern C++ by IIT Kharagpur | 55%

Soft Skills

- Leadership
- Communication
- Team Work

Projects

FPGA-Based Adaptive Traffic Control System : Designed and implemented an FPGA-based adaptive traffic controller using Verilog, capable of dynamically adjusting signal timing based on real-time input conditions.

Integrated features such as eco mode and slow-traffic handling to optimize signal flow and reduce unnecessary power usage. Validated the design through simulation, synthesis, and hardware testing, demonstrating efficient resource utilization and real-time operation.

Xilinx Vivado | Verilog | FPGA Pynq Z2

FPGA-Based Real-Time Cardiac Digital Twin with Drug Simulation : Developed an FPGA-based real-time cardiac digital twin using a simplified ion-channel model. Simulated drug effects via switch-controlled conductance changes and visualized heartbeat using LEDs and Python ECG graphs.

Xilinx Vivado | Verilog | FPGA Pynq Z2 | Python

Languages Known

Tamil – Full proficiency

English – Work Proficiency

Japanese – Listening / reading

Co-curricular

PAPER PRESENTATION : Participated in paper presentation in kpr institute of engineering and technology on the topic of over speed alert system using low power ai

HACKATHON : Participated in FPGA Hackathon at KRCT

WORKSHOP : attend the workshop in Coimbatore institute of technology on the topic of game developing using Ai

Area of interest

- RISC V
- RTL Design
- FPGA Prototyping
- ASIC Design Flow