www.rgpvonline.in

- i) Inter processor arbitration
- ii) Inter processor communication
- c) Explain any one vector processing method with illustration.
- d) What is pipe lining?

F 4 7

OR

In certain computation, following calculation is required:

 $(A_i + B_j) (C_i + D_i)$  using stream of numbers. Suggest a pipeline architecture for the above computation. List the content of registers in pipeline for i = 1 through 6.

7

\*\*\*\*\*

Roll No

## EC - 302

## **B.E. III Semester**

Examination, June 2014

## **Computer System Organization**

Time: Three Hours

## RGPVONLINE.COM Maximum Marks: 70

- **Note:** i) Answer five questions. In each question part A, B, C is compulsory and D part has internal choice.
  - ii) All parts of each question are to be attempted at one place.
  - iii) All questions carry equal marks, out of which part A and B (Max. 50 words) carry 2 marks, part C (Max. 100 words) carry 3 marks, part D (Max. 400 words) carry 7 marks.
  - iv) Except numericals, Derivation, Design and Drawing etc.
- 1. a) Define:

2

- i) Micro operation
- ii) Control function
- b) What is register transfer language?
- Differentiate between Von Neumann and Harvard architecture.
- d) Explain Von Neumann architecture. What is Von Neumann bottleneck?

OR

302

EC-302

statement.

 $\mathbf{L}$ 

$$P = \frac{(x - y + 2) * (m * n - 0)}{Q + R * S}$$

Using i) Two-address instructions

- ii) Zero-address instructions
- 2 Define: www.rgpvonline.in 2. a)
  - i) Micro program sequencing
  - ii) Address sequencing
  - www.rgpvonline.n What is CMBR?
  - Explain various branching techniques used micro programmed control unit.
  - d) Explain multiplication algorithm for floating point numbers with their respective flow charts.

OR

Discuss Nano programmed control unit.

- Compare I/O versus memory bus.
  - How many characters per second can be transmitted over a 1200-baud line in following modes.
    - Synchronous serial transmission.
    - ii) Asynchronous serial transmission with two stop bits.
    - iii) Asynchronous serial transmission with 1 stop bit.

- How is interrupt driven I/O better than programmed I/O?
- Explain i) Daisy. Chaining priority
  - 7 ii) Parallel priority interrupt OR
  - 7 Explain DMA with block diagram.
- What do you mean by hit ratio? Given the cache access time as 10ns memory access time as 100 ns and cache hit ratio as 90%, calculate the effective memory access time.
  - A CPU has 32 bit memory address and 256kB cache memory. The cache is organized as 4 way set associative cache with cache block size of 16 bytes
    - i) What is number of sets in cache?
    - ii) What is the size of the tag field per cache block?
    - iii) How many address bits are required to find the byte offset within a cache block?
  - Explain the requirement of cache memory and its organization.

OR

Explain the memory Hierarchy of a typical computer system.

Differentiate between tightly coupled microprocessor and loosely coupled microprocessor system. 2

2

PTO

2

7

2