[2]

Roll No

EC - 605

B.E. VI Semester

Examination, June 2014

VLSI Circuits and Systems

Time: Three Hours

Maximum Marks: 70

Note: Attempt only one question from each unit. All questions carry equal marks.

Unit - I

- a) Explain the physical structure and operation of an n-MOS enhancement transistor.
 - Explain the VLSI design flow in three domains with the help of Y-chart.
- a) Explain CMOS inverter and CMOS 2- I/P NAND gate with the help of CMOS logic.
 - b) Give the various steps in the CAD tools design process.
 Unit II
- a) What is meant by sequence detector? Explain the design of sequence detector by using Δ flip - flop.
 - b) What do you understand by the term state diagram? How will you obtain the state table from it?

OR

- 4. a) Discuss the important function of a sequential machine. What are the capabilities and limitations of finite - state machine?
 - Find a minimum state reduced machine of the following machine state table.

PS	NS, Z		
	I,	I ₂	. I ₃
A	C,O	E, 1	-
В	C,O	E, -	-
C	B, -		A,-
D	B,O	C, 0 C, -	E, -
E	-,	E, O	A,-

EC-605

PTO

Unit - III

- a) Discuss the minimum requirement of pulse mode and fundamental mode sequential machines.
 - Explain, how the transition diagram is obtained from a flow table and also define stable and unstable states.

OR

- a) Discuss different types of the races in asynchronous circuits.
 - b) Draw the logic diagram of POS $Y = (A + \overline{B})(B + C)$. Show the presence of hazard, its type and a way of removal.

- Unit - IV

- 7. a) What is ASM chart? Compare conventional flowchart with ASM chart?
 - b) What is the concept of hardware and firmware algorithm? Explain.

OR

- a) What is system controller? Discuss the design aspect of controller phases. Design a controller for binary multiplier.
 - What do you understand by a branch sequencer? Explain the four - way branch sequencer with block diagram and static diagram.

Unit - V

- a) Discuss the fault detection test using Boolean differences method and using path sensitizing method.
 - b) Write short note on PLD devices.

OR

- 10. a) What is the concept of programmable read only memory? Explain it with suitable logic diagram.
 - By using PLA, implement a combinational circuit which takes 4 inputs and produces gray code.

EC-605