

ALU



ALU instruction	Meaning	ALU control signal				
add	add	0000				
sub	subtract	0001				
sll	shift left logical	0010				
srl	shift right logical	0011				
sra	shift right arithmetic	0100				
and	bitwise and	0101				
or	bitwise or	0110				
xor	bitwise xor	0111				
slt	1 if a <b (signed)<="" td=""><td>1000</td>	1000				
sltu	1 if a <b (unsigned)<="" td=""><td>1001</td>	1001				

	Ger	retal	wax
can ch width	ange	Sel	- out
	al -	1	5

Register file



Writing - Similar write enable only it regurik is one

RV32I Base Instruction Set

RV 321 Dase Instruction Set										
	imm[31:12]	rd	0110111	LUI						
	imm[31:12]	rd	0010111	AUIPC						
	m[20 10:1 11 1	rd	1101111	JAL						
imm[11	rs1	000	rd	1100111	JALR.					
imm[12 10:5]			000	imm[4:1 11]	1100011	BEQ				
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE				
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT				
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE				
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU				
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU				
imm[11	:0]	rs1	000	rd	0000011	LB				
imm[11		rs1	001	rd	0000011	LH				
imm[11		rs1	010	rd	0000011	LW				
imm[11		rs1	100	rd	0000011	LBU				
imm[11	:0]	rs1	101	rd	0000011	LHU				
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB				
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH				
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW				
imm[11	imm[11:0]		000	rd	0010011	ADDI				
imm[11	imm[11:0]		010	rd	0010011	SLTI				
imm[11	:0]	rs1	011	rd	0010011	SLTIU				
imm[11		rs1	100	rd	0010011	XORI				
imm[11	:0]	rs1	110	rd	0010011	ORI				
imm[11	:0]	rs1	111	rd	0010011	ANDI				
0000000	shamt	rs1	001	rd	0010011	SLLI				
0000000	shamt	rs1	101	rd	0010011	SRLI				
0100000	shamt	rs1	101	rd	0010011	SRAI				
0000000	rs2	rs1	000	rd	0110011	ADD				
0100000	rs2	rs1	000	rd	0110011	SUB				
0000000	rs2	rs1	001	rd	0110011	SLL				
0000000 rs2		rs1	010	rd	0110011	SLT				
0000000 rs2		rs1	011	rd	0110011	SLTU				
0000000 rs2		rs1	100	rd	0110011	XOR				
0000000 rs2		rs1	101	rd	0110011	SRL				
0100000 rs2		rs1	101	rd	0110011	SRA				
0000000 rs2		rs1	110	rd	0110011	OR				
0000000	rs2	rs1	111	rd	0110011	AND				
fm pr	ed succ	rs1	000	rd	0001111	FENCE				
00000000	00000000000			00000	1110011	ECALL				
00000000	0001	00000	000	00000	1110011	EBREAK				
						_				

31	30 2	5 24	21	20	19	15	14	12	11	8	7	6	0	
	funct7		rs2		rs	1	func	ct3		rd		opcod	le	R-type
	$\mathbf{imm}[$	[1:0]			rs	1	func	et3		rd		opcod	le [I-type
i	mm[11:5]		rs2		rs	1	func	et3	$_{ m im}$	m[4:0])]	opcod	le	S-type
imm[1	[2] imm[10:5]		rs2		rs	1	func	et3	imm[4:]	.] im	m[11]	opcod	le	SB-type
imm[31:12]							$_{\mathrm{rd}}$			opcod	le	U-type		
imm[2	[20] imm[[0:1]	im	m[11]	in	nm[1	9:12]			rd		opcod	le	UJ-type

inst[31:9]

mm

gen

32