

VLSI Design  
Moderate Assignment


ANUNAY DWIVEDI  
9922102048  
E2

Q1.

Sol. Given,

$$V_{Tn} = 1V \quad V_{Tp} = -1.5V$$

$$K_n = 100 \mu A/V^2 \quad K_p = 50 \mu A/V^2$$



①  $V_{OH} = 5V, \quad V_{OL} = 0V$

② 
$$V_{IL} = \frac{2V_{out} + V_{Tp} - V_{DD} + K_R V_{in}}{1 + K_R}$$

$$K_R = \frac{K_n}{K_p} = 2$$

$$V_{IL} = \frac{2V_{out} - 1.5 - 5 + 2}{1 + 2}$$

$$V_{IL} = \frac{2}{3} V_{out} - \frac{1}{2} - \frac{5}{3} + \frac{2}{3} = \frac{2}{3} V_{out} - \frac{3}{2} = 0.66 V_{out} - 1.5$$

$$\cancel{2} [0.66 V_{out} - 1.5 - 1]^2 = \cancel{2} [0.66 V_{out} - 1.5 + 1.5 - 5]$$

$$[V_{out} - 5] - (V_{out} - 5)^2$$

$$(-1.2244) V_{out}^2 = -15 V_{out} + 43.75$$

$$0 = 1.2244 V_{out}^2 - 15 V_{out} + 43.75$$

$$V_{IL} = 0.66 \times 4.78 - 1.5$$

$$V_{IL} = 1.6548$$

③ 
$$V_{IH} = \frac{V_{DD} + V_{To,p} + K_R (2V_{out} + V_{To,n})}{1 + K_R}$$

$$V_{IH} = \frac{5 - 1.5 + 2(2V_{out} + 1)}{1 + 2} = 1.33 V_{out} + 2.33$$

$$2[2(1.33 V_{out} + 2.33) V_{out} - V_{out}^2] = (1.33 V_{out} - 1.17)^2$$

$$2.5511 V_{out}^2 + 6.2 V_{out} - 1.3684 = 0$$


$$V_{out} = 0.2$$

$$V_{IH} = 1.33 \times 0.2 + 2.33 = 2.596V$$

$$\textcircled{4} \quad V_{TH} = \frac{V_{T0,n} + \sqrt{1/K_R} \cdot (V_{DD} + V_{T0,p})}{(1 + \sqrt{1/K_R})}$$

$$V_{TH} = \frac{1 + \sqrt{1/2} (5 - 1.5)}{(1 + \sqrt{1/2})} = 2.035533$$

VTC Curve.



VLSI Design  
Assignment - 2

Anjuman Vashistha

9922102042

E2

Q1.

sol. VHDL code for Half Adder.

```
library IEEE ;  
use IEEE.STD-LOGIC-1164.ALL;
```

entity HalfAdder is

Port (

A : in STD-LOGIC;

B : in STD-LOGIC;

Sum: out STD-LOGIC;

Carry: out STD-LOGIC;

);

end HalfAdder;

architecture Behavioral of HalfAdder is  
begin


Sum <= A xor B ;

Carry <= A and B ;

end Behavioral;


Q2.

sol.



$$Y = \bar{S} \cdot I_0 + S \cdot I_1$$

Pull up  $\Rightarrow$  PMOS  
Pull down  $\Rightarrow$  NMOS



Q3.

sol. A 6T SRAM cell uses 6 transistors: 2 access transistors and 4 forming two cross-coupled inverters that store a bit.

Hold Operation	Write Operations	Read Operation.
<ul style="list-style-type: none"><li>• <math>WL = 0</math> (Word line disabled). access transistors off</li><li>• Inverters retain the stored bit</li><li>• very low power (only leakage)</li></ul>	<ul style="list-style-type: none"><li>• <math>BL</math> and <math>\overline{BL}</math> are driven with the data and its complement</li><li>• <math>WL = 1</math>, enabling access</li><li>• Bit line drivers force the new value into the cell.</li><li>• Higher power due to switching</li></ul>	<ul style="list-style-type: none"><li>• <math>BL</math> and <math>\overline{BL}</math> are driven with the data and its complement.</li><li>• <math>WL = 1</math>, <del>enabling access</del> <sup>causing</sup> one bit line slightly discharges stored value.</li><li>• A sense amplifier detects the difference</li></ul>

\* Low Power Features.

- No refresh needed (unlike DRAM)
- CMOS inverters draw almost zero static power.
- minimal switching during read.
- Efficient in hold state.