Course Name: Digital Hardware Design

Course Code: 17B1NEC741



# Finite State Machine-3

Dr. Arti Noor
Dean, Academic Affairs
Electronics and Communication Engineering,
Jaypee Institute of Information Technology, Noida





Name / Symbol	Characteristic (Truth) Table	Excitation Table	
$\begin{array}{ccc} \mathbf{SR} & & & \\ -\mathbf{S} & & \mathcal{Q} \\ -\mathbf{Clk} & & \\ -\mathbf{R} & & \mathcal{Q}' \end{array}$	S R Q Onext 0 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 1 1 0 0 1 1 0 1 1 1 1 0 × 1 1 1 ×	$SR=10$ $SR=00 \text{ or } 01$ $SR=01$ $Q=0$ $SR=00 \text{ or } 10$ $Q_{next} = S + R'Q$ $SR = 0$	Q         Onext         S         R           0         0         0         ×           0         1         1         0           1         0         0         1           1         1         ×         0
$ \begin{array}{ccc} JK \\ & J & \varrho \\ & \rightarrow Clk \\ & K & \varrho' \end{array} $	J         K         O         Onext           0         0         0         0           0         0         1         1           0         1         0         0           0         1         1         0           1         0         0         1           1         0         1         1           1         0         1         1           1         1         1         0           1         1         1         0	$JK=10 \text{ or } 11$ $JK=00 \text{ or } 01$ $JK=01 \text{ or } 11$ $Q_{next} = J'K'Q + JK' + JKQ'$ $= J'K'Q + JK'Q + JK'Q' + JKQ'$ $= K'Q(J'+J) + JQ'(K'+K)$ $= K'Q + JQ'$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{ccc} \mathbf{D} & & & \\ & D & & Q \\ & & & Clk & \\ & & & Q' \end{array}$	$\begin{array}{c cccc} \underline{D} & \underline{O} & \underline{Onext} \\ \hline 0 & \times & 0 \\ 1 & \times & 1 \end{array}$	D=0 $Q=0$ $Q=1$ $Q=0$ $Q=1$ $Q=0$	Q         Qnext         D           0         0         0           0         1         1           1         0         0           1         1         1
$T$ $T \qquad Q$ $Clk \qquad Q'$	T O Onext 0 0 0 0 1 1 1 0 1 1 0	$T=1$ $Q=0$ $T=1$ $Q=0$ $T=1$ $Q_{next} = TQ' + T'Q = T \oplus Q$	O Onext T 0 0 0 0 1 1 1 1 0 1 1 1 0

## FSM Design Procedure



- 1. Understand specifications
- 2. Derive state diagram
- 3. Create state table
- 4. Perform state minimization (if necessary)
- 5. Encode states (state assignment)
- 6. Create state-assigned table
- 7. Select type of Flip-Flop to use
- 8. Determine Flip-Flop input equations and FSM output equation(s)
- 9. Draw logic diagram



#### 1. Understand specifications

Design a FSM that detects a sequence of three or more consecutive ones on an input bit stream.


The FSM should output a 1 when the sequence is detected, and a 0 otherwise.

Input: 011101011011101...

Output: 00010000000100



#### 2. Derive state diagram





- 3. Create state table
- 4. Perform state minimization (if necessary)
- 5. Encode states (state assignment)

Present State			Next State							Output	
				$\mathbf{w} = 0$			w = 1		$\mathbf{w} = 0$	w = 1	
	Q	$Q_{\mathrm{B}}$		$Q_A^+$	$Q_B^+$		$Q_A^{+}$	$Q_B^+$	Z	Z	
Α	0	0	A	0	0	B	0	1	0	0	
В	0	1	( A	0	0	C	1	0	0	0	
C	1	0	\ A /	0	0	$\setminus c$	1	0	0	1	
D	1	1/	V	d	d	<b>)</b>	d	d	d	d/	
	<i>†</i>										

Using Binary Encoding for the State Assignment

Next state is a function of the present state and the input

Output is a function of the present state and the input (Mealy Machine)





- 6. Create state-assigned table
- 7. Select type of Flip-Flop to use

Present State				Next	State		FF Inputs				
			$\mathbf{w} = 0$		w = 1		$\mathbf{w} = 0$		w = 1		
	$Q_A$	$Q_{B}$	$Q_A^+$	$Q_{B}^{+}$	$Q_A^+$	$Q_{B}^{+}$	$D_A$	$D_{B}$	$D_A$	$D_{B}$	
A	0	0	0	0	0	1	0	0	0	1	
В	0	1	0	0	1	0	0	0	1	0	
С	1	0	0	0	1	0	0	0	1	0	
D	1	1	d	d	d	d	d	d	d	d	




8. Determine Flip-Flop input equations and FSM output equation(s)





$$D_A = W \cdot Q_B + W \cdot Q_A$$

$$D_A = W \cdot (Q_A + Q_B)$$






#### 9. Draw logic diagram

$$D_A = W(Q_A + Q_B)$$

$$D_B=W \cdot Q_A' \cdot Q_B'$$

$$Z=W \cdot Q_A$$








-	-			
Q	$\mathbf{Q}^{+}$	J	K	
0	0	0	X	
0	1	1	X	
1	0	X	1	
1	1	X	O	


Present State				Next State				FF Inputs						
			w =	= 0	w =	= 1		$\mathbf{w} = 0$				w = 1		
	$Q_{A}$	$Q_{B}$	$Q_A^+$	$Q_{B}^{+}$	$Q_A^+$	$Q_{B}^{+}$	$J_A$	K <sub>A</sub>	$J_{\mathrm{B}}$	$K_{\mathrm{B}}$	$J_A$	K <sub>A</sub>	$J_{\mathrm{B}}$	K <sub>B</sub>
A	0	0	0	0	0	1	0	d	0	d	0	d	1	d
В	0	1	0	0	1	0	0	d	d	1	1	d	d	1
C	1	0	0	0	1	0	d	1	0	d	d	0	0	d
D	1	1	d	d	d	d	d	d	d	d	d	d	d	d



















Design a Finite State Machine (FSM) that meets the following specifications:

- 1. The circuit has one input, w, and one output, z.
- 2. All changes in the circuit occur on the positive edge of the clock.
- 3. The output z is equal to 1 if the pattern <u>010</u> is detected on the input w. Otherwise, the value of z is equal to 0. Overlapping sequences should **not** be detected.

Input (w): 0000101001001...

Output (z): 0 0 0 0 0 1 0 0 0 0 1 0 0 1 0 ...








Design a Finite State Machine (FSM) that meets the following specifications:

- 1. The circuit has one input, w, and one output, z.
- 2. All changes in the circuit occur on the positive edge of the clock.
- 3. The output z is equal to 1 if the pattern <u>010</u> is detected on the input w. Otherwise, the value of z is equal to 0. Overlapping sequences **should** be detected.

Input (w): 0000101001001...


Output (z): 0 0 0 0 0 1 0 1 0 0 1 0 0 1 0 ...









#### Comparison:







#### Design a 3-bit counter





Pres	ent St	tate	<b>Next State</b>				
A <sub>2</sub>	$A_1$	$A_0$	A <sub>2</sub>	A <sub>1</sub>	$A_0$		
0	0	0	0	0	1		
0	0	1	0	1	0		
0	1	0	0	1	1		
0	1	1	1	0	0		
1	0	0	1	0	1		
1	0	1	1	1	0		
1	1	0	1	1	1		
1	1	1	0	O	0		



Present State			<u>Ne</u>	xt St	ate	<u>FF-Inputs</u>			
<b>A2</b>	A1	<b>A0</b>	A2+	A1+	A0+	TA2	TA1	TA0	
0	0	0	0	0	1	0	0	1	
0	0	1	0	1	0	0	1	1	
0	1	0	0	1	1	0	0	1	
0	1	1	1	0	0	1	1	1	
1	0	0	1	0	1	0	0	1	
1	0	1	1	1	0	0	1	1	
1	1	0	1	1	1	0	0	1	
1	1	1	0	0	0	1	1	1	

Q(t)	Q(t + 1)	T
0	0	0
0	1	1
1	0	1
1	1	0



