
VLSI Design
Moderate Assignment E2

ANUNAY DWIVED!

 $K_R = \frac{K_R}{K_P} = 2$ 

01.

## VTC Curve.



9922102042

E2

01.

set. VHDL was for Half Addor.

library IEEE;

USE TEEE. STD\_LOWL\_1164, ALL;

entity Half-Adder is

Port (

A: in STD-LOUIC;

B: in STD-LOUIL;

SUM: OUT STD-LOUIC;

Carry: out STD-LOUIL

);

end Half Adder;


arditetur Behaviorral of MaffAdder is begin

Sum <= A xor B ;

Carry < = A and B;


end Behavioral;

102.



y = S. Io + SI,

Pull up => PMOS end devon => NMOS



03

and 4 forming two choss-coupled invertors that

Hold Operation Write Operations Read Operation. · WL= O ( Word Line · BL and BL are · BL and BL are disabled). accus driven with the driven with the transistors off data and its complement data and its compliment? · WL = 1, enabling access . Indeston setain · WL = 1 / chapting active on the the snortd bit · Bit live drivers line slightly. force the new value " very low power discharges stored into the cell. (only linkage) , Higher power du · A surse amplifier to sweitching detects the different

## \* Low Power Features.

- · No sujossh neded (unlike DRAM)
- · CMOS invertors down almost ziro static power.
- . Minimal switching during read.
- · Efficient in hold state.