

JAYPEE INSTITUTE OF INFORMATION TECHNOLOGY

Electronics and Communication Engineering

Course: VLSI Design

Course Code: 18B11EC315

Tutorial-3

Q1. Consider a resistive-load inverter circuit with $V_{DD}=5\text{ V}$, $k'n=20\text{ }\mu\text{A/V}^2$, $V_{t0}=0.8\text{ V}$, $R_L=200\text{ K}\Omega$, and $W/L=2$. Calculate the critical voltages- V_{OL} , V_{OH} , V_{IL} , V_{IH} find the noise margins of the circuit.

Q2. Determine the value of (W/L) of nMOS for resistive load inverter, if

$$V_{OL}=0.6\text{V}, R=10\text{ K}\Omega, V_{DD}=5\text{V}, V_{th,n}=1\text{V}, \mu_n C_{ox}=22\mu\text{A/V}^2$$

Q3. Consider a CMOS inverter with the given process transconductance parameters- $k'n=140\text{ }\mu\text{A/V}^2$, $k'p=60\text{ }\mu\text{A/V}^2$, $V_{ton}=0.7\text{ V}$, $V_{top}=-0.7\text{ V}$, $V_{DD}=3\text{ V}$.

(a) If the design is ideal and symmetrical, then find out the ratio of $(W/L)_p$ and $(W/L)_n$.

(b) Take the case when $(W/L)_p = (W/L)_n$, then find out the inverter threshold voltage.

Q4. A CMOS inverter is built in a process where $k'n=100\text{ }\mu\text{A/V}^2$, $k'p=42\text{ }\mu\text{A/V}^2$, $V_{ton}=0.7\text{ V}$, $V_{top}=-0.8\text{ V}$ and a power supply of $V_{DD}=3.3\text{ V}$ is used. Calculate the inverter threshold voltage V_{th} if $(W/L)_n=10$ and $(W/L)_p=14$.

Q5. Find the ratio k_n/k_p needed to obtain a CMOS inverter threshold voltage of $V_{th}=1.3\text{ V}$ with a power supply of 3 V . Assume that $V_{ton}=0.6\text{ V}$ and $V_{top}=-0.82\text{ V}$. What would be the relative device sizes if the mobility values are related by $\mu_n=2.2\mu_p$?