


ANS 1.


Q1

$$\begin{aligned} F_1 &= A'B' + AC' + BC' \\ F_2 &= AB + AC + AB'C' \\ F_3 &= BC + AC + A'B'C' \end{aligned} \quad \left. \begin{array}{l} \\ \\ \end{array} \right\} \text{using K maps}$$

Implementation using PLA



ANS 2



ANS 3.

$$\begin{aligned} F_1(A, B, C, D) &= \sum m(2, 12, 13) \\ F_2(A, B, C, D) &= \sum m(7, 8, 9, 10, 11, 12, 13, 14, 15) \\ F_3(A, B, C, D) &= \sum m(0, 2, 3, 4, 5, 6, 7, 8, 10, 11, 15) \\ F_4(A, B, C, D) &= \sum m(1, 2, 8, 12, 13). \end{aligned}$$

Solution

The K-maps for the above expressions, their minimization and the minimal expressions obtained from them are shown in Figure 8.11. Note that the function for F_4 has four product terms. The logical sum of two of these terms is equal to F_1 . By using F_1 it is possible to reduce the number of terms for F_4 from four to three. The implementation of the minimal logic expressions using PAL is shown in Figure 8.12b.




Figure 8.11 Example 8.5: K-maps (Contd.)





Figure 8.11 Example 8.5: K-maps.



Ans 4 8 OR gates and each OR gate is having 32 inputs.

Ans 5.

Solution

The BCD to XS-3 code conversion table and the expressions for the XS-3 outputs are shown in Figure 8.22.

Decimal	BCD Code				XS-3 Code			
	B ₃	B ₂	B ₁	B ₀	E ₃	E ₂	E ₁	E ₀
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0

$$E_0 = \sum m(0, 2, 4, 6, 8)$$

$$E_1 = \sum m(0, 3, 4, 7, 8)$$

$$E_2 = \sum m(1, 2, 3, 4, 9)$$


$$E_3 = \sum m(5, 6, 7, 8, 9)$$

The don't cares are
 $d = \sum d(10, 11, 12, 13, 14, 15)$

(a) BCD to XS-3 conversion table

(b) Expressions for outputs

Figure 8.22 Example 8.10: Conversion table and expressions for outputs.



Ans 6. $16K * 4 = 64K$ RAM is of 64K. So, $64 * 8 = 512K$. Hence, $512/64 = 8$.

ANS 7.

Inputs			Output
A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


(a) Truth table

Solution

From the truth table shown in Figure 8.29a, we observe that the logic function is

$$F = \sum m(2, 3, 5, 7) = \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + ABC$$

No simplification of the expression is to be done for realization with a PROM. Eight AND gates (one for each minterm) and one OR gate (to obtain the SOP form of the single output) are required for its implementation. Figure 8.29c shows the programmed PROM in the simplified connection format of a PLA. To realize F , address lines 2, 3, 5 and 7 are connected to F . Logic 1 or a 0 is stored at every address combination corresponding to a combination of the input variables for which the function equals a 1 or a 0. An 8×1 PROM means a PROM with 8 address lines and one output. So a 3×8 decoder is required as shown in Figure 8.29b.



ANS 8.

The first step in the design is to derive the truth table of the combinational circuit. In most cases this is all that is needed. In other cases, we can use a partial truth table for the ROM by utilizing certain properties in the output variables. Table 8.2 is the truth table for the combinational circuit. Three inputs and six outputs are needed to accommodate all possible binary numbers. We note that output B_0 is always equal to input A_0 ; so there is no need to generate B_0 with a ROM since it is equal to an input variable. Moreover, output B_1 is always 0, so this output is a known constant. We actually need to generate only four outputs with the ROM; the other two are readily obtained. The minimum size ROM needed must have three inputs and four outputs. Three inputs specify eight words, so the ROM must be of size 8×4 . The ROM implementation is shown in Figure 8.4. The three inputs specify eight words of four bits each. The ROM truth table in Figure 8.4a specifies the information needed for programming the ROM. The block diagram of Figure 8.4b shows the required connections of the combinational circuit.

