
Design a 8-bit Logarithmic Barrel shifter, for performing Right and Left Shift (Logical) operation. Write a testbench and simulate the circuit

1.Using >> and << operator

Simulation Waveform using >> and << operator



Verilog Code:

```
module BarrelShifter (
  input [7:0] data_in, // Input data
  input [2:0] shift, // Shift amount (3 bits to represent 0 to 7)
  input dir, // Direction (0 for right, 1 for left)
  output [7:0] data_out // Shifted output
);
  // Perform shift based on direction
  assign data_out = (dir == 1'b1) ? (data_in << shift) : (data_in >> shift);
endmodule
```

Test Bench Code:

```
module TestBench;

// Testbench signals
```

```
reg [7:0] data_in; // Input data
reg [2:0] shift; // Shift amount
              // Shift direction (0 for right, 1 for left)
reg dir;
wire [7:0] data out; // Output data
// Instantiate the BarrelShifter module
BarrelShifter uut (
  .data in(data in),
  .shift(shift),
  .dir(dir),
  .data out(data out)
);
initial begin
  // Display header for the simulation results
  $display("Time | Data In | Shift | Dir | Data Out ");
  $display("-----");
  // Test cases
  data in = 8'b1010101010; shift = 3'b001; dir = 1'b1; #10; // Left shift by 1
  $display("%4d | %b | %d | %b | %b", $time, data in, shift, dir, data out);
  data in = 8'b1010101010; shift = 3'b010; dir = 1'b1; #10; // Left shift by 2
  $\display(\'\%4d \| \%b \| \%d \| \%b\'\, \$\time, data in, shift, dir, data out);
  data_in = 8'b1010101010; shift = 3'b001; dir = 1'b0; #10; // Right shift by 1
  $display("%4d | %b | %d | %b | %b", $time, data in, shift, dir, data out);
  data in = 8'b1010101010; shift = 3'b011; dir = 1'b0; #10; // Right shift by 3
  $\display(\'\%4d \| \%b \| \%d \| \%b\'\, \$\time, data in, shift, dir, data out);
```

```
// Additional cases

data_in = 8'b11110000; shift = 3'b100; dir = 1'b1; #10; // Left shift by 4

$display("%4d | %b | %d | %b | %b", $time, data_in, shift, dir, data_out);

data_in = 8'b00001111; shift = 3'b010; dir = 1'b0; #10; // Right shift by 2

$display("%4d | %b | %d | %b | %b", $time, data_in, shift, dir, data_out);


// End simulation

$finish;


end


endmodule
```


Utilisation Report:





Resource Utilisation Report:












Using Logarithmic Barrel shifter

Simulation Waveform Using Logarithmic Barrel shifter



// Instantiate the BarrelShifter module

Verilog Code:

```
// 8-bit Logarithmic Barrel Shifter
module BarrelShifter (
  input [7:0] data in,
                          // Input data
  input [2:0] shift amount, // Shift amount (3 bits for up to 7 shifts)
  input dir,
                       // Direction: 0 for logical right, 1 for logical left
  output [7:0] data out
                            // Shifted output
);
  wire [7:0] stage1, stage2, stage3;
  // Stage 1: Shift by 1 position (if shift amount [0] == 1)
  assign stage 1 = \text{shift amount}[0]? (dir? {data in[6:0], 1'b0} : {1'b0, data in[7:1]}) : data in;
  // Stage 2: Shift by 2 positions (if shift amount[1] == 1)
  assign stage2 = shift amount[1] ? (dir ? {stage1[5:0], 2'b00} : {2'b00, stage1[7:2]}) : stage1;
  // Stage 3: Shift by 4 positions (if shift amount[2] == 1)
  assign stage3 = shift amount[2]? (dir? \{stage2[3:0], 4'b0000\} : \{4'b0000, stage2[7:4]\}):
stage2;
  // Final output
  assign data out = stage3;
endmodule
Test Bench Code:
module Testbench;
  reg [7:0] data_in;
  reg [2:0] shift_amount;
  reg dir;
  wire [7:0] data out;
```

```
BarrelShifter uut (
    .data in(data in),
    .shift amount(shift amount),
    .dir(dir),
    .data out(data out)
  );
  initial begin
    // Test cases
    monitor("Time = \%0t \mid data in = \%b \mid shift amount = \%d \mid dir = \%b \mid data out = \%b",
$time, data in, shift amount, dir, data out);
    // Test case 1: Logical right shift by 0
    data in = 8'b11010101; shift amount = 3'b000; dir = 0; #10;
    // Test case 2: Logical right shift by 3
    data in = 8'b11010101; shift amount = 3'b011; dir = 0; #10;
    // Test case 3: Logical left shift by 2
    data in = 8'b11010101; shift amount = 3'b010; dir = 1; #10;
    // Test case 4: Logical left shift by 5
    data in = 8'b11010101; shift amount = 3'b101; dir = 1; #10;
    // Test case 5: Logical right shift by 7
    // Test case 6: Logical left shift by 4
    data in = 8'b00001111; shift amount = 3'b100; dir = 1; #10;
    // Test case 7: Logical left shift by 2
    data in = 8'b1010101010; shift amount = 3'b010; dir = 1; #10;
```

```
// Test case 8: Logical right shift by 2
data_in = 8'b1010101010; shift_amount = 3'b010; dir = 0; #10;


// Test case 9: Logical left shift by 3
data_in = 8'b10101010; shift_amount = 3'b011; dir = 1; #10;

// Test case 10: Logical right shift by 3
data_in = 8'b1010101010; shift_amount = 3'b011; dir = 0; #10;

$finish;
end
```


Report Utilisation:

endmodule



Power Consumption:

ANUPAM PANDEY 24M1197 EE7 (Solid State Devices)



Resource Utilisation Report:

