
Design a 8-bit Logarithmic Barrel shifter, for performing Right and Left Shift (Logical) operation. Write a testbench and simulate the circuit

### 1.Using >> and << operator

### Simulation Waveform using >> and << operator



## **Verilog Code:**

```
module BarrelShifter (
  input [7:0] data_in, // Input data
  input [2:0] shift, // Shift amount (3 bits to represent 0 to 7)
  input dir, // Direction (0 for right, 1 for left)
  output [7:0] data_out // Shifted output
);
  // Perform shift based on direction
  assign data_out = (dir == 1'b1) ? (data_in << shift) : (data_in >> shift);
endmodule
```

#### **Test Bench Code:**

```
module TestBench;
  // Testbench signals
  reg [7:0] data_in; // Input data
  reg [2:0] shift; // Shift amount
                 // Shift direction (0 for right, 1 for left)
  reg dir;
  wire [7:0] data_out; // Output data
  // Instantiate the BarrelShifter module
  BarrelShifter uut (
     .data in(data in),
     .shift(shift),
     .dir(dir),
    .data_out(data_out)
  );
  initial begin
    // Display header for the simulation results
    $display("Time | Data In | Shift | Dir | Data Out ");
     $display("-----");
    // Test cases
    data_in = 8'b10101010; shift = 3'b001; dir = 1'b1; #10; // Left shift by 1
    $display("%4d | %b | %d | %b | %b", $time, data in, shift, dir, data out);
    data_in = 8'b1010101010; shift = 3'b010; dir = 1'b1; #10; // Left shift by 2
    $display("%4d | %b | %d | %b | %b", $time, data_in, shift, dir, data_out);
    data_in = 8'b10101010; shift = 3'b001; dir = 1'b0; #10; // Right shift by 1
    $display("%4d | %b | %d | %b | %b", $time, data in, shift, dir, data out);
```

```
data_in = 8'b10101010; shift = 3'b011; dir = 1'b0; #10; // Right shift by 3
$display("%4d | %b | %d | %b | %b", $time, data_in, shift, dir, data_out);
```

#### // Additional cases

```
data_in = 8'b11110000; shift = 3'b100; dir = 1'b1; #10; // Left shift by 4
$display("%4d | %b | %d | %b | %b", $time, data_in, shift, dir, data_out);
```

```
data_in = 8'b00001111; shift = 3'b010; dir = 1'b0; #10; // Right shift by 2
$display("%4d | %b | %d | %b | %b", $time, data_in, shift, dir, data_out);
```


// End simulation

\$finish;


end


#### endmodule


## **Utilisation Report:**



### **Resource Utilisation Report:**







27°C Smoke 

# **Using Logarithmic Barrel shifter**

Q Search

# Simulation Waveform Using Logarithmic Barrel shifter

📵 🗀 🙀 🧿 🥦 🍇 💥 🔀



// Instantiate the BarrelShifter module

### **Verilog Code:**

```
// 8-bit Logarithmic Barrel Shifter
module BarrelShifter (
                          // Input data
  input [7:0] data_in,
  input [2:0] shift_amount, // Shift amount (3 bits for up to 7 shifts)
                      // Direction: 0 for logical right, 1 for logical left
  input dir,
  output [7:0] data_out
                            // Shifted output
);
  wire [7:0] stage1, stage2, stage3;
  // Stage 1: Shift by 1 position (if shift_amount[0] == 1)
  assign stage1 = shift_amount[0] ? (dir ? {data_in[6:0], 1'b0} : {1'b0, data_in[7:1]}) : data_in;
  // Stage 2: Shift by 2 positions (if shift_amount[1] == 1)
  assign stage2 = shift_amount[1] ? (dir ? {stage1[5:0], 2'b00} : {2'b00, stage1[7:2]}) : stage1;
  // Stage 3: Shift by 4 positions (if shift_amount[2] == 1)
  assign stage3 = shift_amount[2] ? (dir ? {stage2[3:0], 4'b0000} : {4'b0000, stage2[7:4]}) :
stage2;
  // Final output
  assign data_out = stage3;
endmodule
Test Bench Code:
module Testbench;
  reg [7:0] data_in;
  reg [2:0] shift_amount;
  reg dir;
  wire [7:0] data_out;
```

```
BarrelShifter uut (
     .data_in(data_in),
     .shift_amount(shift_amount),
     .dir(dir),
     .data_out(data_out)
  );
  initial begin
     // Test cases
     monitor("Time = \%0t \mid data_in = \%b \mid shift_amount = \%d \mid dir = \%b \mid data_out = \%b",
$time, data_in, shift_amount, dir, data_out);
     // Test case 1: Logical right shift by 0
     data_in = 8'b11010101; shift_amount = 3'b000; dir = 0; #10;
     // Test case 2: Logical right shift by 3
     data_in = 8'b11010101; shift_amount = 3'b011; dir = 0; #10;
     // Test case 3: Logical left shift by 2
     data_in = 8'b11010101; shift_amount = 3'b010; dir = 1; #10;
     // Test case 4: Logical left shift by 5
     data_in = 8'b11010101; shift_amount = 3'b101; dir = 1; #10;
     // Test case 5: Logical right shift by 7
     data_in = 8'b111111111; shift_amount = 3'b111; dir = 0; #10;
     // Test case 6: Logical left shift by 4
     data_in = 8'b00001111; shift_amount = 3'b100; dir = 1; #10;
     // Test case 7: Logical left shift by 2
     data_in = 8'b10101010; shift_amount = 3'b010; dir = 1; #10;
```

```
// Test case 8: Logical right shift by 2
data_in = 8'b1010101010; shift_amount = 3'b010; dir = 0; #10;


// Test case 9: Logical left shift by 3
data_in = 8'b10101010; shift_amount = 3'b011; dir = 1; #10;

// Test case 10: Logical right shift by 3
data_in = 8'b101010101; shift_amount = 3'b011; dir = 0; #10;


$finish;
end
```

# endmodule


### **Report Utilisation:**





### **Power Consumption:**




## **Resource Utilisation Report:**









145

149 | IBUF

Q Search

147 | Ref Name | Used | Functional Category |

🎼 🔲 🔚 🧿 🥠 🔼 🍇 🛝

