
Design a 32-bit Brent-Kung adder. For testing the adder, you will be using BRAM, VIO, ILA and Control unit (which can read the data from BRAM and send it to your ADDER module).


Task-1 - Design a 32-bit Adder/Subtractor and write a testbench and simulate the circuit.

### **Design Using Brent-Kung Adder**


### **Simulation Waveform Using Brent Kung Adder**




#### **Utilisation:**





#### **Resource Utilisation:**




24M1197









# **Verilog Code:**

# // 32-bit Brent-Kung Adder/Subtractor Implementation

```
module brent_kung_adder_subtractor(
  input [31:0] a,
  input [31:0] b,
  input mode, // mode = 0 for addition, mode = 1 for subtraction
  output [31:0] sum,
  output carry_out
);
  wire [31:0] b_xor_mode;
  wire carry_in;
  assign b_xor_mode = b ^ {32{mode}}; // XOR for 2's complement subtraction
  assign carry_in = mode;
  wire [31:0] p, g, c;
  // Generate propagate (p) and generate (g) signals
  assign p = a ^ b_xor_mode;
  assign g = a & b_xor_mode;
```

```
// Brent-Kung Prefix Tree for Carry Generation
  genvar i;
  generate
    for (i = 0; i < 32; i = i + 1) begin
       if (i == 0) assign c[i] = g[i] | (p[i] \& carry_in);
       else assign c[i] = g[i] | (p[i] \& c[i-1]);
     end
  endgenerate
  // Compute Sum
  assign sum = p ^ {c[30:0]}, carry_in};
  assign carry_out = c[31];
endmodule
Test Bench Code:
// Testbench for 32-bit Brent-Kung Adder/Subtractor
module tb_adder_subtractor;
  reg [31:0] a, b;
  reg mode;
  wire [31:0] sum_bk;
  wire carry_out_bk;
  // Instantiate Module
  brent_kung_adder_subtractor uut1 (
     .a(a),
    .b(b),
    .mode(mode),
    .sum(sum_bk),
    .carry_out(carry_out_bk)
  );
```

### initial begin

#### // Test Cases

\$display("Time\tMode\tA\tB\tSum\_BK\tCarry\_BK");

\$monitor("%0t\t%b\t%h\t%h\t%b", \$time, mode, a, b, sum\_bk, carry\_out\_bk);

- a = 32'h00000001; b = 32'h00000001; mode = 0; #10; // **Addition**
- a = 32'hFFFFFFF; b = 32'h00000001; mode = 0; #10; // Addition with overflow
- a = 32'h00000010; b = 32'h00000001; mode = 1; #10; // **Subtraction**
- a = 32'h00000010; b = 32'h00000020; mode = 1; #10; // **Subtraction with negative result**


\$finish;

end


endmodule

# **Using + operator only**


# **Simulation Waveform Using + Operator Only**





#### **Utilisation:**





#### **Resource Utilisation:**











# **Verilog Code:**

```
// 32-bit Adder/Subtractor using `+` Operator
module operator_adder_subtractor(
  input [31:0] a,
  input [31:0] b,
  input mode, // mode = 0 for addition, mode = 1 for subtraction
  output [31:0] sum,
  output carry_out
);
  assign \{carry\_out, sum\} = mode ? a - b : a + b;
endmodule
Test Bench Code:
// Testbench for 32-bit Adder/Subtractor using `+` Operator
module tb_operator_adder_subtractor;
  reg [31:0] a, b;
  reg mode;
  wire [31:0] sum;
  wire carry_out;
  // Instantiate Module
  operator_adder_subtractor uut (
    .a(a),
    .b(b),
    .mode(mode),
    .sum(sum),
    .carry_out(carry_out)
  );
  initial begin
```

#### // Test Cases

\$display("Time\tMode\tA\tB\tSum\tCarry");

\$monitor("%0t\t%b\t%h\t%h\t%b", \$time, mode, a, b, sum, carry\_out);

- a = 32'h00000001; b = 32'h00000001; mode = 0; #10; // **Addition**
- a = 32'hFFFFFFF; b = 32'h00000001; mode = 0; #10; // Addition with overflow
- a = 32'h00000010; b = 32'h00000001; mode = 1; #10; // **Subtraction**
- a = 32'h00000010; b = 32'h00000020; mode = 1; #10; // Subtraction with negative result

#### \$finish;


end

#### endmodule

**Task 2:** Design a controller which takes 2 signals from VIO: (a) A start/stop signal which can continuously read the data from BRAM and send it to the Adder (b) A signal to select addition or subtraction operation to be performed. BRAM will provide the inputs to your Adder as shown in the figure given below.

Create a testbench to test the controller with BRAM.

# **Block Design**



# **Constraint File Code:**

```
#system clk H16 - 125MHz
set_property -dict {PACKAGE_PIN H16 IOSTANDARD LVCMOS33} [get_ports sys_clock]
#Inputs en and reset from slider switches
set_property -dict {PACKAGE_PIN M20 IOSTANDARD LVCMOS33} [get_ports reset_rtl]
Verilog Code for Controller:
`timescale 1ns / 1ps
module controller (
  input clk,
                  // Clock signal
                    // Start/Stop signal
  input start_stop,
  input add_sub,
                    // Add/Subtract mode (0 = Add, 1 = Subtract)
```

```
input [63:0] douta, // Data output from BRAM
output reg [31:0] A, // Operand A
output reg [31:0] B, // Operand B
output reg [3:0] addra = 4'b0000, // Address to BRAM
output reg cin,
output reg ena // Enable signal
```

// Carry-in to the adder (add\_sub passed here)

# // Sequential block for managing operations

 $B \le -douta[31:0];$ 

);

```
always @(posedge clk) begin
        if (start_stop) begin
       ena<=1;
         A <= douta[63:32]; // Upper 32 bits of douta
       // Set carry-in based on add_sub (0 for Add, 1 for Subtract)
       if (add_sub)
       begin
```

```
cin \ll 1;
         end
         else
            begin
            B <= douta[31:0];
            cin <= 0;
            end
          // Increment address
         addra <= addra + 1;
       end
       else begin
         // If start/stop is low, reset A, B, and cin while holding the address
         A \le 32'd0;
         B \le 32'd0;
         cin <= 1'b0;
         ena<=0;
       end
    end
endmodule
```

### **Test Bench Code for Controller**

```
`timescale 1ns / 1ps
module controller_tb;

// Inputs to the controller
reg clk;
reg start_stop;
reg add_sub;
reg [63:0] douta;
```

```
// Outputs from the controller
 wire [31:0] A;
 wire [31:0] B;
 wire [3:0] addra;
 wire cin;
 wire ena;
 // Instantiate the controller module
 controller uut (
   .clk(clk),
    .start_stop(start_stop),
   .add_sub(add_sub),
   .douta(douta),
   .A(A),
   .B(B),
   .addra(addra),
    .cin(cin),
   .ena(ena)
 );
 // Generate clock signal
 always begin
   #5 clk = ~clk; // Clock period is 10ns
 end
 // Stimulus
 initial begin
   // Initialize inputs
   clk = 0;
   start\_stop = 0;
   add_sub = 0;
   douta = 64'h000000000000000000;
```

```
// Test case 1: Start the operation with Add mode (add_sub = 0)
    #10;
    douta = 64'h1234567890ABCDEF; // Test data for douta
    start\_stop = 1;
    add sub = 0; // Add operation
    #20;
    // Check values of A, B, and other outputs
    \frac{1}{2}$display("A = %h, B = %h, addra = %h, cin = %b, ena = %b", A, B, addra, cin, ena);
    // Test case 2: Start the operation with Subtract mode (add sub = 1)
    #10;
    douta = 64'hFEDCBA9876543210; // Test data for douta
    add_sub = 1; // Subtract operation
    #20;
    // Check values of A, B, and other outputs
    \frac{1}{2}$display("A = %h, B = %h, addra = %h, cin = %b, ena = %b", A, B, addra, cin, ena);
    // Test case 3: Stop the operation
    #10;
    start_stop = 0; // Stop the operation
    #20;
    // Final check
    \frac{1}{2}$display("A = %h, B = %h, addra = %h, cin = %b, ena = %b", A, B, addra, cin, ena);
    // End the simulation
    $finish;
  end
endmodule
```