
Design a 16-bit unsigned Dadda Multiplier using half adders and full adders, i.e. it takes two unsigned 16-bit numbers as input and the output should be unsigned 32-bit.

# Using \* operator only

## Simulation Waveform using \* operator



# **Verilog Code:**

endmodule

### **TestBench Code:**

```
// Testbench
module tb DaddaMultiplier;
  reg [15:0] A;
  reg [15:0] B;
  wire [31:0] P;
  // Instantiate the Dadda multiplier
  DaddaMultiplier uut (
     .A(A),
     .B(B),
     .P(P)
  );
  initial begin
     monitor("A = \%d, B = \%d, Product = \%d", A, B, P);
    // Test case 1
     A = 16'd15;
     B = 16'd10;
     #10;
    // Test case 2
     A = 16'd255;
     B = 16'd255;
     #10;
    // Test case 3
     A = 16'd1234;
     B = 16'd5678;
     #10;
```

```
// Test case 4

A = 16'd0;

B = 16'd65535;

#10;

// Test case 5

A = 16'd1;


B = 16'd1;

#10;
```


### endmodule


end


# **Utilisation Report:**




**Resource Utilisation Report:** 











## **ANUPAM PANDEY**

### 24M1197

# **EE7 (Solid State Devices)**



### **Power:**



**ANUPAM PANDEY** 


## **Verilog Code:**

```
// Dadda Multiplier Implementation
module dadda multiplier #(parameter WIDTH = 16)(
  input [WIDTH-1:0] a, // Multiplier
  input [WIDTH-1:0] b, // Multiplicand
  output [2*WIDTH-1:0] product // Product
);
  wire [WIDTH-1:0] partial products [WIDTH-1:0];
  wire [2*WIDTH-1:0] sum[WIDTH-1:0];
  wire [2*WIDTH-1:0] carry[WIDTH-1:0];
  genvar i, j;
  // Step 1: Generate Partial Products
  generate
    for (i = 0; i < WIDTH; i = i + 1) begin
       for (i = 0; j < WIDTH; j = j + 1) begin
         assign partial products[i][j] = a[i] & b[j];
       end
    end
  endgenerate
  // Step 2: Initialize First Stage
  assign sum[0] = {{WIDTH{1'b0}}}, partial products[0]}; // Pad to match product size
  assign carry[0] = 0;
  // Step 3: Dadda Tree Reduction
  generate
    for (i = 1; i < WIDTH; i = i + 1) begin
       dadda reduce #(2*WIDTH) reduce stage (
          .pp(\{\{(WIDTH+i)\{1'b0\}\}\}, partial products[i], \{i\{1'b0\}\}\}), // Align PP properly
```


```
.prev sum(sum[i-1]),
         .prev carry(carry[i-1]),
         .sum out(sum[i]),
         .carry out(carry[i])
      );
    end
  endgenerate
  // Step 4: Final Stage Addition
  assign product = sum[WIDTH-1] + carry[WIDTH-1];
endmodule
// Dadda Reduction Stage
module dadda reduce #(parameter WIDTH = 32)(
  input [WIDTH-1:0] pp,
                           // Current Partial Product (Aligned)
  input [WIDTH-1:0] prev sum, // Sum from Previous Stage
  input [WIDTH-1:0] prev carry, // Carry from Previous Stage
  output [WIDTH-1:0] sum out, // Sum Output
  output [WIDTH-1:0] carry out // Carry Output
);
  assign {carry out, sum out} = pp + prev sum + prev carry; // Full Addition
endmodule
Test Bench Code:
// Testbench for 16-bit Dadda Multiplier
module tb dadda multiplier;
  parameter WIDTH = 16;
  reg [WIDTH-1:0] a, b;
  wire [2*WIDTH-1:0] product;
```

```
// Instantiate the multiplier
  dadda_multiplier #(WIDTH) uut (
    .a(a),
    .b(b),
    .product(product)
  );
  initial begin
    $dumpfile("dadda multiplier.vcd");
    $dumpvars(0, tb dadda multiplier);
    // Test cases
    a = 16'd3; b = 16'd5; #10;
    $display("A: %d, B: %d, Product: %d", a, b, product);
    a = 16'd15; b = 16'd10; #10;
    $display("A: %d, B: %d, Product: %d", a, b, product);
    a = 16'd255; b = 16'd255; #10;
    $display("A: %d, B: %d, Product: %d", a, b, product);
    a = 16'd1023; b = 16'd1023; #10;
    $display("A: %d, B: %d, Product: %d", a, b, product);
     a = 16'd65535; b = 16'd65534; #10;
    $display("A: %d, B: %d, Product: %d", a, b, product);
    $finish;
  end
endmodule
```


## **Simulation Waveform Using Dadda Multiplier:**





## **Utilisation Report:**





### **Resource Utilisation Report:**











### **Power:**

