


Design a 16-bit unsigned Dadda Multiplier using half adders and full adders, i.e. it takes two unsigned 16-bit numbers as input and the output should be unsigned 32-bit.

Using \* operator only

Simulation Waveform using \* operator



Verilog Code:

```
// 16-bit Dadda Multiplier using (*) operator
module DaddaMultiplier (
    input [15:0] A,    // First 16-bit input
    input [15:0] B,    // Second 16-bit input
    output [31:0] P     // 32-bit product output
);
    // Multiplication using (*) operator
    assign P = A * B;

endmodule
```

**TestBench Code:**

```
// Testbench

module tb_DaddaMultiplier;

    reg [15:0] A;
    reg [15:0] B;
    wire [31:0] P;

    // Instantiate the Dadda multiplier
    DaddaMultiplier uut (
        .A(A),
        .B(B),
        .P(P)
    );

    initial begin
        $monitor("A = %d, B = %d, Product = %d", A, B, P);

        // Test case 1
        A = 16'd15;
        B = 16'd10;
        #10;

        // Test case 2
        A = 16'd255;
        B = 16'd255;
        #10;

        // Test case 3
        A = 16'd1234;
        B = 16'd5678;
        #10;
```

```
// Test case 4
```

```
A = 16'd0;
```

```
B = 16'd65535;
```

```
#10;
```

```
// Test case 5
```

```
A = 16'd1;
```

```
B = 16'd1;
```


```
#10;
```

```
$finish;
```

```
end
```

```
endmodule
```

## Utilisation Report:



```
Utilization - Synth Design - synth_1
C:\Users\Tarious\SEE705\SEE705\runs\synth_1\DaddaMultiplier_utilization_synth.rpt

Q [Icons] [Read-only]

42 * Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
43
44
45 1.1 Summary of Registers by Type
46 -----
47
48 +-----+-----+-----+-----+
49 | Total | Clock Enable | Synchronous | Asynchronous |
50 +-----+-----+-----+-----+
51 | 0      |      -      |      -      |      -      |
52 | 0      |      -      |      -      |      Set     |
53 | 0      |      -      |      -      |      Reset   |
54 | 0      |      -      |      Set     |      -      |
55 | 0      |      -      |      Reset   |      -      |
56 | 0      |      Yes    |      -      |      -      |
57 | 0      |      Yes    |      -      |      Set     |
58 | 0      |      Yes    |      -      |      Reset   |
59 | 0      |      Yes    |      Set     |      -      |
60 | 0      |      Yes    |      Reset   |      -      |
61 +-----+-----+-----+-----+
62
63
64 2. Memory
65 -----
66
67 +-----+-----+-----+-----+
68 | Site Type | Used | Fixed | Available | Util% |
69 +-----+-----+-----+-----+
70 | Block RAM Tile | 0 | 0 | 140 | 0.00 |
71 | RAMB36/FIFO* | 0 | 0 | 140 | 0.00 |
72 | RAMB18 | 0 | 0 | 280 | 0.00 |
73 +-----+-----+-----+-----+
74
75 * Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accom
76
77 3. DSP
78 -----
79
80 +-----+-----+-----+-----+
81 | Site Type | Used | Fixed | Available | Util% |
82 +-----+-----+-----+-----+
```

Utilization - Synth Design - synth\_1

C:/Users/Tarious/SEE705/SEE705.runs/synth\_1/DaddaMultiplier\_utilization\_synthrpt

Read-only

77	3. DSP										
78	-----										
79											
80	+-----+-----+-----+-----+-----+										
81		Site Type		Used		Fixed		Available		Util%	
82	+-----+-----+-----+-----+-----+										
83		DSPs		1		0		220		0.45	
84		DSP48E1 only		1							
85	+-----+-----+-----+-----+-----+										
86											
87											
88	4. IO and GT Specific										
89	-----										
90											
91	+-----+-----+-----+-----+-----+										
92		Site Type		Used		Fixed		Available		Util%	
93	+-----+-----+-----+-----+-----+										
94		Bonded IOB		64		0		125		51.20	
95		Bonded IPADs		0		0		2		0.00	
96		Bonded IOPADs		0		0		130		0.00	
97		PHY_CONTROL		0		0		4		0.00	
98		PHASER_REF		0		0		4		0.00	
99		OUT_FIFO		0		0		16		0.00	
100		IN_FIFO		0		0		16		0.00	
101		IDELAYCTRL		0		0		4		0.00	
102		IBUFDS		0		0		121		0.00	
103		PHASER_OUT/PHASER_OUT_PHY		0		0		16		0.00	
104		PHASER_IN/PHASER_IN_PHY		0		0		16		0.00	
105		IDELAYE2/IDELAYE2_FINEDELAY		0		0		200		0.00	
106		ILOGIC		0		0		125		0.00	
107		OLOGIC		0		0		125		0.00	
108	+-----+-----+-----+-----+-----+										
109											
110	5. Clocking										
111	-----										
112											
113											
114	+-----+-----+-----+-----+-----+										
115		Site Type		Used		Fixed		Available		Util%	
116	+-----+-----+-----+-----+-----+										
117		BUFGCTRL		0		0		32		0.00	

Utilization - Synth Design - synth\_1

C:/Users/Tarious/SEE705/SEE705.runs/synth\_1/DaddaMultiplier\_utilization\_synthrpt

Read-only

111	5. Clocking										
112	-----										
113											
114	+-----+-----+-----+-----+-----+										
115		Site Type		Used		Fixed		Available		Util%	
116	+-----+-----+-----+-----+-----+										
117		BUFGCTRL		0		0		32		0.00	
118		BUFIO		0		0		16		0.00	
119		MMCME2_ADV		0		0		4		0.00	
120		PLL2_ADV		0		0		4		0.00	
121		BUFMRC		0		0		8		0.00	
122		BUFMCE		0		0		72		0.00	
123		BUFR		0		0		16		0.00	
124	+-----+-----+-----+-----+-----+										
125											
126											
127	6. Specific Feature										
128	-----										
129											
130	+-----+-----+-----+-----+-----+										
131		Site Type		Used		Fixed		Available		Util%	
132	+-----+-----+-----+-----+-----+										
133		BSCAN2		0		0		4		0.00	
134		CAPTURE2		0		0		1		0.00	
135		DNA_PORT		0		0		1		0.00	
136		EFUSE_USR		0		0		1		0.00	
137		FRAME_ECCE2		0		0		1		0.00	
138		ICAFE2		0		0		2		0.00	
139		STARTUP2		0		0		1		0.00	
140		XADC		0		0		1		0.00	
141	+-----+-----+-----+-----+-----+										
142											
143											
144	7. Primitives										
145	-----										
146											
147	+-----+-----+-----+-----+-----+										
148		Ref Name		Used		Functional Category					
149	+-----+-----+-----+-----+-----+										
150		CBUF		32				10			
151		IBUF		32				10			

Utilization - Synth Design - synth\_1

C:/Users/Tarious/5EE705/5EE705.runs/synth\_1/DaddaMultiplier\_utilization\_synth.rpt

Read-only

Site Type	Used	Fixed	Available	Util%
BSCAN2	0	0	4	0.00
CAPTURE2	0	0	1	0.00
DMA_PORT	0	0	1	0.00
EFUSE_USR	0	0	1	0.00
FRAME_ECCE2	0	0	1	0.00
ICAPE2	0	0	2	0.00
STARTUPE2	0	0	1	0.00
XADC	0	0	1	0.00

7. Primitives

Ref Name	Used	Functional Category
OBUF	32	IO
IBUF	32	IO
DSP40E1	1	Block Arithmetic

8. Black Boxes

Ref Name	Used
----------	------

9. Instantiated Netlists

Ref Name	Used
----------	------

Power:

5EE705 - [C:/Users/Tarious/5EE705/5EE705.xpr] - Vivado 2020.2

FileEditFlowToolsReportsWindowLayoutViewHelpQ: Quick Access

Implementation Complete

Default Layout

Flow Navigator

Report DRC  
Report Noise  
Report Utilization  
Report Power  
Schematic

IMPLEMENTATION

Run Implementation

Open Implemented Design

Constraints Wizard

Edit Timing Constraints

Report Timing Summary

Report Clock Networks

Report Clock Interaction

Report Methodology

Report DRC

Report Noise

Report Utilization

Report Power

Schematic

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

SourcesNetlist

DaddaMultiplier

Nets (132)

Leaf Cells (69)

Properties

Select an object to see properties

Project Summary

Device

tb\_dadda\_multiplier\_multiply.v

OverviewDashboard

Board Part

Display name: pynq-z2

Board part name: tul.com.tw:pynq-z2:part0:1.0

Board revision: 1.0

Connectors: No connections

Repository path: D:/M.Tech/Vivado/2020.2/data/boards/board\_files

URL: http://www.tul.com.tw

Tcl ConsoleMessagesLogReportsDesign RunsDRCPowerTiming

Summary

Settings

Summary (30.102 W, Margin: N/A)

Power Supply

Utilization Details

Hierarchical (29.062 W)

Signals (0.932 W)

Data (0.932 W)

Logic (0 W)

DSP (0.961 W)

I/O (27.169 W)

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 30.102 W (Junction temp exceeded!)

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 125.0°C

Thermal Margin: -287.2°C (-24.1 W)

Effective  $\theta$ JA: 11.5°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix invalid switching activity

On-Chip Power

Dynamic: 29.062 W (97%)

97%

94%

Device Static: 1.039 W (3%)

Signals: 0.932 W (3%)

Logic: 0.000 W (0%)

DSP: 0.961 W (3%)

I/O: 27.169 W (94%)

impl\_1 (saved)

**Using Dadda Multiplier****Verilog Code:**

```
// Dadda Multiplier Implementation
```

```
module dadda_multiplier #(parameter WIDTH = 16)(
```

```
    input  [WIDTH-1:0] a, // Multiplier
```

```
    input  [WIDTH-1:0] b, // Multiplicand
```

```
    output [2*WIDTH-1:0] product // Product
```

```
);
```

```
    wire [WIDTH-1:0] partial_products[WIDTH-1:0];
```

```
    wire [2*WIDTH-1:0] sum[WIDTH-1:0];
```

```
    wire [2*WIDTH-1:0] carry[WIDTH-1:0];
```

```
    genvar i, j;
```

```
// Step 1: Generate Partial Products
```

```
generate
```

```
    for (i = 0; i < WIDTH; i = i + 1) begin
```

```
        for (j = 0; j < WIDTH; j = j + 1) begin
```

```
            assign partial_products[i][j] = a[i] & b[j];
```

```
        end
```

```
    end
```

```
endgenerate
```

```
// Step 2: Initialize First Stage
```

```
assign sum[0] = {{WIDTH{1'b0}}, partial_products[0]}; // Pad to match product size
```

```
assign carry[0] = 0;
```

```
// Step 3: Dadda Tree Reduction
```

```
generate
```

```
    for (i = 1; i < WIDTH; i = i + 1) begin
```

```
        dadda_reduce #(2*WIDTH) reduce_stage (
```

```
            .pp({{(WIDTH+i){1'b0}}, partial_products[i], {i{1'b0}}}), // Align PP properly
```

```
.prev_sum(sum[i-1]),
.prev_carry(carry[i-1]),
.sum_out(sum[i]),
.carry_out(carry[i])
);
end
endgenerate

// Step 4: Final Stage Addition
assign product = sum[WIDTH-1] + carry[WIDTH-1];

endmodule

// Dadda Reduction Stage
module dadda_reduce #(parameter WIDTH = 32)(
    input [WIDTH-1:0] pp,      // Current Partial Product (Aligned)
    input [WIDTH-1:0] prev_sum, // Sum from Previous Stage
    input [WIDTH-1:0] prev_carry, // Carry from Previous Stage
    output [WIDTH-1:0] sum_out, // Sum Output
    output [WIDTH-1:0] carry_out // Carry Output
);
    assign {carry_out, sum_out} = pp + prev_sum + prev_carry; // Full Addition
endmodule
```

### Test Bench Code:

```
// Testbench for 16-bit Dadda Multiplier
module tb_dadda_multiplier;
    parameter WIDTH = 16;
    reg [WIDTH-1:0] a, b;
    wire [2*WIDTH-1:0] product;
```



```
// Instantiate the multiplier
dadda_multiplier #(WIDTH) uut (
    .a(a),
    .b(b),
    .product(product)
);

initial begin
    $dumpfile("dadda_multiplier.vcd");
    $dumpvars(0, tb_dadda_multiplier);

    // Test cases
    a = 16'd3; b = 16'd5; #10;
    $display("A: %d, B: %d, Product: %d", a, b, product);

    a = 16'd15; b = 16'd10; #10;
    $display("A: %d, B: %d, Product: %d", a, b, product);


    a = 16'd255; b = 16'd255; #10;
    $display("A: %d, B: %d, Product: %d", a, b, product);

    a = 16'd1023; b = 16'd1023; #10;
    $display("A: %d, B: %d, Product: %d", a, b, product);

    a = 16'd65535; b = 16'd65534; #10;
    $display("A: %d, B: %d, Product: %d", a, b, product);

    $finish;
end
endmodule
```


Simulation Waveform Using Dadda Multiplier:



Utilisation Report:

The Utilization Report for the Dadda Multiplier design shows the following resource usage:

Name	Slice LUTs (53200)	Slice (13300)	LUT as Logic (53200)	Bonded IOB (125)
dadda_multiplier	255	83	255	64
genblk2[1].reduce_stage (dadda_reduce_5)	32	9	32	0
genblk2[2].reduce_stage (dadda_reduce_6)	17	10	17	0
genblk2[3].reduce_stage (dadda_reduce_7)	18	12	18	0
genblk2[4].reduce_stage (dadda_reduce_8)	17	10	17	0
genblk2[5].reduce_stage (dadda_reduce_9)	17	10	17	0
genblk2[6].reduce_stage (dadda_reduce_10)	17	10	17	0
genblk2[7].reduce_stage (dadda_reduce_11)	17	11	17	0
genblk2[8].reduce_stage (dadda_reduce_12)	17	10	17	0
genblk2[9].reduce_stage (dadda_reduce_13)	17	10	17	0
genblk2[10].reduce_stage (dadda_reduce)	17	10	17	0
genblk2[11].reduce_stage (dadda_reduce_0)	17	11	17	0
genblk2[12].reduce_stage (dadda_reduce_1)	17	10	17	0
genblk2[13].reduce_stage (dadda_reduce_2)	17	10	17	0
genblk2[14].reduce_stage (dadda_reduce_3)	17	10	17	0
genblk2[15].reduce_stage (dadda_reduce_4)	1	11	1	0



```
Utilization - Synth Design - synth_1
C:\Users\Tarious\6EE705\6EE705.runs\synth_1\dadda_multiplier_utilization_synthrpt

5. Clocking
-----
+-----+-----+-----+-----+-----+
| Site Type | Used | Fixed | Available | Util% |
+-----+-----+-----+-----+-----+
| BUFGCTRL   |    0 |    0 |        32 | 0.00 |
| BUFGIO     |    0 |    0 |         16 | 0.00 |
| MCMME2_ADV |    0 |    0 |          4 | 0.00 |
| FLLE2_ADV  |    0 |    0 |          4 | 0.00 |
| BUFMRCOE   |    0 |    0 |          8 | 0.00 |
| BUFHCE     |    0 |    0 |         72 | 0.00 |
| BUFR       |    0 |    0 |         16 | 0.00 |
+-----+-----+-----+-----+-----+

6. Specific Feature
-----
+-----+-----+-----+-----+-----+
| Site Type | Used | Fixed | Available | Util% |
+-----+-----+-----+-----+-----+
| BSCANE2   |    0 |    0 |          4 | 0.00 |
| CAPTUREE2 |    0 |    0 |          1 | 0.00 |
| DNA_PORT  |    0 |    0 |          1 | 0.00 |
| EFUSE_USR |    0 |    0 |          1 | 0.00 |
| FRAME_ECCE2 |    0 |    0 |          1 | 0.00 |
| ICAPE2    |    0 |    0 |          2 | 0.00 |
| STARTUPE2 |    0 |    0 |          1 | 0.00 |
| XADC      |    0 |    0 |          1 | 0.00 |
+-----+-----+-----+-----+-----+

7. Primitives
-----
+-----+-----+-----+-----+
| Ref Name | Used | Functional Category |
+-----+-----+-----+-----+
| LUT3     | 227 | LUT                 |
| LUT5     | 224 | LUT                 |
```

## Power:

