
## Design & Implementation of Control Unit :-

# Control Unit :->

Control Unit is the part of the Computer is central processing unit (CPU), which directs the operation of the processor.

It was included as part of Von Neumann Architecture by John Von Neuman. It is the responsibility of Control Wit to tell computeris memory, arithmetic / logic unit of instructions that output devices how to suspond to the instructions that thave been sent to the processor.



Interval interval instructions of the programs from main memory to the processor instruction register (IR), I based on IR's content, the control unit generates a control signal that supervises the execution of these instructions.

-> Basically, Control unit controls all the 9/9,0/9 + other memory flow operations.


# Woodking of Control Unit:

A control with successus input information to which it convents

Controls signals, which are then sent to central processor.

The computer is processor then tells the attached hardware what operations to perform.

On the type of Cril because the architecture of Cril varies from manufacturer to manufacturer



⊕ Functions of Control Unit :→

1) It coordinates the sequence of data movement into, out of to b/w a processor's many sub-units.

2) It meyorets instructions.

3) It controls data flow inside the processor.

4) At receives external instructions or commands to which It concerts to sequence of control signals.

5) At controls many execution units (ALU, data buffer of registers)

contained within a Cru. 6) It also handles multiple touts, such as fetching, decoding, execution handling & storing results.

There are two methods of Designing of smplementing a CU or we can say there are two types of CU:

Hardwired Control Unit

Micro programmed Control Unit.

## 1) Hardwired Control Unit:

-> The Control signals that one important for instruction execution control are generated by specially designed hardware logical chocults, in which we can not modify the signals genura-

-tion method without physical change of the coronit stoucture. -> The operation code of an instruction contains the basic unit data for control signal generation.


- In Instruction decoder, the operation code is decoded. The Instruction decoder constitutes a set of many decoders that decode different fields of Instruction opeode.

-7 As a sessult, few outline output lines going out from the Instruction decoder obtains active signal values.

These output lines over commeded to the Inputs of the matrix that generates common signals for executive units of the computer.

This matrix implements logical combinations of the decoded signals from the instruction opcode with the outputs from the matrix that generates signals representing consecutive control unit states & with signals coming from the outside of the processor (interverent signals).

Inste metrices au Build in similar may as a programmable



→ control signals for an inst<sup>n</sup>. execution have to be generated not in a single time point but during entire time interval that consupponds to instruction execution cycle.

Description of & above block diagram one

1. A no. of signals generated by control signal general signal matoix are sent back to inputs of next control signal generator modolx. (CSGIM).

20 this matolix combines these signals with the timing signals patterns with the rectongular

patterns usually supplied by quarter generator.

3° voten a new Post<sup>n</sup> avois at control unit, the CUs is in

the mittal state of new inst, fetching.

Inst decoding allows the CU enters the first relating execution of the new Inst<sup>n</sup>, which lasts as long as timing algnals of other 1/1 signals as flags of state info.

of computer remain unablered.

5. A change of any of ecoulism mentioned signals stimulates the change of the control with state.

This causes that a new respective the is generated for

the control signal Gim.

6° when an interrupt appears, the CU takes entry into a next control state that is the state concouned with the suactions to this introvulpt. The value of flags of state variables of computer our used to select suitable status for instruction cycle,


@ Micro programmable control Unit :→

-> It contains control store that is used for storing words containing encoded control signals mandatory for Inst. execution.

realistical, subsequent metho would are fetched little the man register en a normal way. opcode of each met is not directly decoded to enable Immediate control signal generation but it comprises the initial address of a microprogram contained in the control Store. my with a single -level control store: Control Stock Decode (micro program) operation part control Address seen. Micoo Insth Address generation execution execution DECI DECE Control Signals → Inst<sup>n</sup> opcode from inst<sup>n</sup> sugister is sent to the control store address, 1st micro inst<sup>n</sup>. of a micro program that interprets execution of this instr is head to the micromst register. -> This micro insth, contains in its operation part encoded control Signals incomally as few bit fields. In a set microinst field decoder, the fields are decoded. -7 The micro instr also contains the address of next micro inst of given inst<sup>n</sup> microprogram & a control field used to

-> In micro instins. along with conditional addressing mode, this address is refined by using processor condition flags that represent the status of computations in current program. The last micro met in the instr of given micro program is the micro met that fetches the next met ferom main memory to the Insti sugleties. my with a two-level control store: → In this, in a Cu with a two level control story, busides the control memory for micro instro, a Mano-instr memory is included. In such a cu, micro instr do not contain encoded control signals. The operation part of micro instr contains the address of the world in Nano-Insti m/m, which contains encoded control Signals, -> This Mano-Instr mpm contains all combinations of control signals . that appear in micro program that interprete the complete Insti set of a given computer, wuitten once in form of Nano-instr.

control activities of merolinst" address generator.



Hardwired Control Unit	Microprogrammed Control Unit
Hardwired control unit generates the control signals needed for the processor using logic circuits	Microprogrammed control unit generates the control signals with the help of micro instructions stored in control memory
Hardwired control unit is faster when compared to microprogrammed control unit as the required control signals are generated with the help of hardware's	This is slower than the other as micro instructions are used for generating signals here
Difficult to modify as the control signals that need to be generated are hard wired	Easy to modify as the modification need to be done only at the instruction level
More costlier as everything has to be realized in terms of logic gates	Less costlier than hardwired control as only micro instructions are used for generating control signals
It cannot handle complex instructions as the circuit design for it becomes complex	It can handle complex instructions
Only limited number of instructions are used due to the hardware implementation	Control signals for many instructions can be generated
Used in computer that makes use of Reduced Instruction Set Computers(RISC)	Used in computer that makes use of Complex Instruction Set Computers(CISC)