<u>CO224 - Computer Architecture</u> <u>Lab 5 - Building Simple Processor</u> <u>Part 5 - Extended ISA</u>

Group 34

E/18/354 THARAKA K.K.D.R. E/18/349 THALISHA W.G.A.P.

EXTENDED INSTRUCTIONS

INSTRUCTION	Description	OPCODE	ALU SELECT
bne	If values in given registers are not equal, branch given no of instructions forward or backward.	8'b00010001	3'b000
sll	Apply logical shift left given times on value in 2 nd register and place the result in 1 st register.	8'b00001101	3'b101
srl	Apply logical shift right given times on value in 2 nd register and place the result in 1 st register.	8'b00001110	3'b101
sra	Apply arithmetic shift right given times on value in 2 nd register and place the result in 1 st register.	8'b00001111	3'b101
ror	Apply rotate right given times on value in 2 nd register and place the result in 1 st register.	8'b00111111	3'b111
mul	Multiply value in 2 nd register by value in 3 rd register and place in 1 st register.	8'b00001001	3'b100


<u>srl</u>

DESCRIPTION

Apply logical shift right given times on value in 2nd register and place the result in 1st register.

ASSEMBLY EXAMPLE


srl 3 2 0x01



TIMING DIAGRAM


srl / sll:

Pc Update #1	Instruction Memory Read #2		Register Read #2		ALU #1	
	Pc+4 Adder #1		Decode #1			
Register Write #1						



srl MODULE IMPLEMENTATION

Only 2 MUX layers are shown. There are 8 similar MUX layers




DESCRIPTION

Apply logical shift left given times on value in 2nd register and place the result in 1st register.


ASSEMBLY EXAMPLE

sll 3 2 0x01



SII MODULE IMPLEMENTATION

Uses the same module that used for instruction srl. For differentiate left and right shifts for the left shift, the ALU input value and ALU result are backwarded.




<u>sra</u>

DESCRIPTION

Apply arithmetic shift right given times on value in 2nd register and place the result in 1st register.

ASSEMBLY EXAMPLE

sra 3 5 0x01



TIMING DIAGRAM

sra:

Pc Update	Instruction Memory Read		Register Read		ALU	
#1	#2		#2		#1	
	Pc+4 Adder		Decode		_	•
	#1		#1			
Register				-		
Write						
#1						

STATE STATE STATE

Uses the same module that used for instruction srl.


<u>ror</u>

DESCRIPTION

Apply rotate right given times on value in 2nd register and place the result in 1st register.

ASSEMBLY EXAMPLE

ror 3 5 0x01



TIMING DIAGRAM

ror:

Pc Update	Instruction N	Instruction Memory Read		Register Read		
#1	#	#2		#2		
	Pc+4 Adder		Decode		_	
	#1		#1			
Register						
Write						
#1						

ror MODULE IMPLEMENTATION

Uses the same module that used for instruction srl.

<u>mul</u>

DESCRIPTION

If values in given registers are not equal, branch given no of instructions forward or backward.

ASSEMBLY EXAMPLE


mul 4 1 5

TIMING DIAGRAM

mul:

Pc Update	Instruction M	1emory Read	Registe	er Read	ALU	
#1	#2		#2		#1	
	Pc+4 Adder		Decode		_	
	#1		#1			
Register						
Write						
#1						

mul MODULE IMPLEMENTATION



<u>bne</u>

DESCRIPTION

Multiply value in 2nd register by value in 3rd register and place in 1st register.


ASSEMBLY EXAMPLE

mul 5 2 3

TIMING DIAGRAM

bne:

Pc Update	Instruction N	Instruction Memory Read		Register Read		ALU
#1	#2		#2		#1	#2
	Pc+4 Adder		Branch/Jump Target Adder			
	#1		#2			
		Decode		-		
		#1				



Bock Diagram

