
# CO224 - Computer Architecture Lab 6 - Building a Memory Hierarchy Part 2 - Data Cache


#### Group 34

E/18/354 THARAKA K.K.D.R. E/18/349 THALISHA W.G.A.P.

### Finite State Machine in the cache



## Timing Diagram without cache.



## Timing Diagram with data cache.

