| Course Code | 21CSS201T Course Name COMPUTER ORGANIZATION AND ARCHITECTURE | | | | ourse tego | | S | Engineering Sciences | | | | | | P 0 | 3 | | | | | | |
|--|--|-----------------------------|-------------------------|--|---|---|------------------------------|----------------------|------------------------------|-------------------|------------------------------|--|----------------|--|---------------------------------------|---|-------------------|---------|---|---|---|
| requisite Nil requ | | Co- requisite Courses | Nil | Nil | | Progressi ve Courses | | | Nil | | | | | | | | | | | | |
| Course Offering Department School of Computing Data Book / Codes / Standards | | | | | Nil | | | | | | | | | | | | | | | | |
| Course Learning Rationale (CLR): The purpose of learning this course is to: | | | | | Program Outcomes (PO) Program Specific | | | | | | | | | | | | | | | | |
| CLR-1 : | | | | | 1 | 1 2 3 4 5 6 7 8 9 10 11 | | | | | 11 | 12 | | | | | | | | | |
| CLR-2: | Know about Fur | nctions of | Arithmetic ar | nd Logic unit | | | | | | Co | | | | | | | | | | | |
| CLR-3: | CLR-3: Explore the Operations of Control Unit, Execution of Instruction and Pipelining | | | | | | De | nd uct | ļ | | _ | | | | | | | | | | |
| CLR-4: | | | ticore and Multiprocess | or Systems | | En | , | sig n/ | inv | | Th | En vir | | In | | Pr | | | | | |
| CLR-5 : | CLR-5: Understand the Concepts and functions of Memory unit, I/O unit | | | | | gi ne | Pr | de vel | est iga tio | M | e en gi ne er an d so cie ty | on m en t & Su st ai na bili ty | Et hic s | div id ua I & Te a m W or k | Co m m un ica tio n | oj ec t M gt. & Fi na nc e | Lif | | | | |
| Course O | Course Outcomes (CO): At the end of this course, learners will be able to: | | | eri ng Kn ow le dg e | I An | op m en t of sol uti on s | ns of co m ple x pr obl e ms | n To ol s ag e | Lo ng Le arn ing | P S O -1 | | | | | | | P S O -2 | P S O 3 | | | |
| CO-1: | Identify the com | puter hard | dware and ho | ow software interacts w | ith computer hardware | | 3 | 2 | - | - | 1 | , | , | - | - | - | - | - | 1 | | - |
| CO-2: | Apply Boolean algebra as related to designing computer logic ,through simple combinational and sequential logic circuits | | | | | 3 | 2 | - | - | - | - | - | - | - | - | - | - | - | 2 | - | |
| CO-3: | CO-3: Examine the detailed operation of Basic Processing units and the performance of Pipelining | | | | 3 | - | - | - | - | - | - | - | - | - | - | - | - | - | 1 | | |
| CO-4: | CO-4: Analyze concepts of parallelism and multi-core processors. | | | | 3 | - | - | - | - | - | - | - | - | - | - | - | - | 2 | - | | |
| CO-5: | Classify the memory technologies, input-output systems and evaluate the performance of memory system | | | | 3 | 2 | - | - | - | - | - | - | - | - | - | - | - | 3 | - | | |

Unit-1 - Introduction to Number System and Logic Gates

9 Hour

Number Systems- Binary, Decimal, Octal, Hexadecimal; Codes- Grey, BCD, Excess-3, ASCII, Parity; Binary Arithmetic- Addition, Subtraction, Multiplication, Division using Sign Magnitude, 1's compliment, 2's compliment, BCD Arithmetic; Logic Gates-AND, OR, NOT, NAND, NOR, EX-NOR.

Unit-2 - Basic Structure of computers

9 Hour

Functional Units of a computer, Operational concepts, Bus structures, Memory addresses and operations, assembly language, Instructions, Instruction sequencing, Addressing modes. Case study: 8086.

Unit-3 - Design of ALU

9 Hour

De Morgan's Theorem, Adders, Multiplier - Unsigned, Signed, Fast, Carry Save Addition of summands; Division-Restoring and Non-Restoring; IEEE 754 Floating point numbers and operations.

Unit-4 - Control Unit

9 Hour

Basic processing unit, ALU operations, Instruction execution, Branch instruction, Multiple bus organization, Hardwired control, Generation of control signals, Micro-programmed control; Pipelining: Basic concepts of pipelining, Performance, Hazards-Data, Instruction and Control, Influence on instruction sets.

Unit-5 - Parallelism

.

9 Hour

Need, types, applications and challenges, Architecture of Parallel Systems-Flynn's classification; ARM Processor: The thumb instruction set, Processor and CPU cores, Instruction Encoding format, Memory load and Store instruction, Basics of I/O operations. Case study: ARM 5 and ARM 7 Architecture

| Learnin |
|-------------|
| g Resour |
| ces |

- CarlHamacher, Zvonko Vranesic, Safwat Zaky, Computer Organization, 5thed., McGraw-Hill. 2015
- KaiHwang, Faye A. Briggs, Computer Architecture and Parallel Processing", 3rded., McGraw Hill, 2 016
- 3. GhoshT.K., ComputerOrganizationandArchitecture, 3rded., TataMcGraw-Hill, 2011
- 4. P. Hayes, ComputerArchitectureandOrganization, 3rded., McGrawHill, 2015.

- 5. WilliamStallings, ComputerOrganizationandArchitecture— DesigningforPerformance, 10thed.. Pearson Education, 2015
- DavidA.PattersonandJohnL.HennessyComputerOrganizationandDesign-AHardwaresoftwareinterface,5thed.,Morgan Kaufmann,2014

| · | | | Cummativa | | | | | | |
|---------|------------------------------|-------------|---------------------------------|-------------------------|----------|---|----------|--|--|
| | Bloom's Level of Thinking | CLA-1 Avera | native ge of unit test %) | Life-Long CLA (10 | 1-2 | Summative Final Examination (40% weightage) | | | |
| | | Theory | Practice | Theory | Practice | Theory | Practice | | |
| Level 1 | Remember | 30% | - | 30% | - | 30% | - | | |
| Level 2 | Understand | 30% | - | 30% | - | 30% | - | | |
| Level 3 | Apply | 20% | - | 20% | - | 20% | - | | |
| Level 4 | Analyze | 20% | - | 20% | - | 20% | - | | |
| Level 5 | Evaluate | - | - | - | - | - | - | | |
| Level 6 | Create | - | - | - | - | - | - | | |
| | Total | Total 100 % | | | % | 100 % | | | |

| Course Designers | | |
|---|--|-------------------------------------|
| Experts from Industry | Experts from Higher Technical Institutions | Internal Experts |
| 1. Mr.Saminath Sanjai, Borgs Technologies, Inc. Bengaluru | | 1. Dr.K.Vijaya, Dr.Anitha D, SRMIST |