

PES University, Bengaluru

UE20CS252

06

06

04

(Established under Karnataka Act No. 16 of 2013)

MAY 2022: END SEMESTER ASSESSMENT (ES
UE20CS252 - MICROPROCESSOR AND COM

SA) B TECH 4th SEMESTER **IPUTER ARCHITECTURE**

x Marks: 100

Time	: 3 Hrs	Answer All Questions	Max Mark
Note:		TDMI – ISA stands for ARM Instruction Set Architecture, Assembly Language Program	
a)	IF EI (Note: U Assume and C re	the following pseudo code into an ALP using ARM7TDMI — ISA. ([A]==[B]) then C=[A]*[B]; LSE IF ([B]==[C]) D=[A]-[B]; LSE E=[A]+[B]. Use Conditional Execution Instructions]. that the registers R1, R2, R3 contain the addresses of memory lespectively. It registers R6, R7, to carry the contents of memory locations A and welly.	

b) The code snippet given below performs matrix multiplication. Complete the code by writing the missing instructions. .DATA A: .WORD 1,2,3,4,5,6,7,8,9 B: .WORD 1,2,3,4,5,6,7,8,9 C: .WORD 0,0,0,0,0,0,0,0,0 .TEXT LDR RO,=A LDR R1,=B LDR R2,=C MOV R3,#0 MOV R4,#0 MOV R10,#3 **MOV R8,#0** // to be completed .END MUL R11,R5,R6 ADD R9, R9, R11 ADD R8,R8,#1 CMP R8,#3 **BNE LOOP1** How are the parameters passed to the functions in ARM7TDMI-ISA using stack? c) Explain with an example.

// to be completed **MOV R8,#0** MOV R9,#0 ADD R4,R4,#1 CMP R4,#3 **BNE LOOP1** MOV R4,#0 ADD R3,R3,#1 CMP R3,#3 **BNE LOOP1 SWI 0X011**

1	1)	Consider the following code snippet. Assume /	ARM7TDMI - 3 stage pipeline processor.				
		The execution of the branch instruction happen	m in the execute stage.				
			OOP: SUB R1, R1, R0				
		LDR R3,=A	B GCD				
		LDR R4,≔B	RES: MOV R2,R0				
		LDR RO,[R3]	SWI 0X011				
		LDR R1,[R4]	END				
		GCD: CMP RO, R1					
		BEQ RES					
		BLT LOOP					
		SUB RO,RO,R1					
		B GCD					
	Determine the hexadecimal equivalent instruction encoding for the branch instruction BEQ and B instructions. Note: The encoding pattern for a branch instruction is as given below with the condicated for EQ,LT and AL being 0000, 1011 and 1110 respectively.						
		Cond 101 L off	fset				
	a)	Consider five stage pipeline architecture of	a processor. Assume that the individual				
		stages of the data path have the following late	encies.				
		IF – 300ps, ID – 400ps, EX – 350ps, MEM – 500	Ops and WB – 100ps.				
		What is the clock cycle time in a pipelined and	non-pipelined processor?				
		If there are 50 instructions compute the ratio					

Examine how data dependencies affect execution in the basic 5-stage pipeline **b**) processor.

\$1,40(\$6) LW ADD \$6, \$2, \$2 \$6,50(\$1) SW i. Assuming there is no forwarding in this pipelined processor, Indicate the hazards and add NOP instructions to eliminate the same. ii. Assuming there is full forwarding, Indicate the hazards and add NOP instructions to eliminate the same.

Write the instructions sequence with NOP for both the cases.

Show the same using pipeline execution diagrams.

	c)	Consider the following sequence of instructions.							
		LABEL1: LW \$1, 40 (\$6)							
		BEQ \$2, \$3, LABEL2; branch taken							
		ADD \$1, \$6, \$4							
		LABEL2: BEQ \$1, \$2, LABEL1 ; branch not taken							
		SW \$2, 20 (\$4)							
		AND \$1, \$1, \$4							
		i. Draw the pip	eline exec	ution diagram	for the code assumi	ng there are no delay slots			
		and the bran	nches exec	ute in the EX s	tage.				
		ii. Draw the pip	peline exec	cution diagram	for the code assumi	ing delay slots are used and			
		branch instr	uctions are	e executed in t	he ID stage.				
		NOTE: \$1,\$2, \$3	3, indicates	s register1, reg	ister2, register3 resp	ectively and so on.			
	d)	Consider a prog	gram with t	the following b	ehavior.		04		
		T, T, T, NT, NT,	T, T, T, T, N	IT, NT, T (whe	re NT –branch Not Ta	aken & T – branch Taken).			
			s prediction	ons are seen	if the initial state is	strongly taken for a 2 bit			
		prediction?							
3	a)					IMB byte-addressable main	06		
		bytes.	128KB; 4-	-way set assoc	lative cache memor	y with a block size of 2048			
			ne block nu	umber of the a	ddress (546888) 10 an	d find the set number in			
				the tag bits.	,				
					uired for direct map				
	b)				· ·	s. If the hit time is 1.08ns	04		
		the same of the sa				me if the system has 90 ses from main memory?			
	c)					It is given that the write	05		
	٠,	The second secon				y and write through policy			
				The state of the s		vrite miss considering the			
					of replacing a dirty b				
	d)					64 byte blocks. Assume that			
		the main memory is 2KB large. Main memory has 64 byte blocks: M0, M1, M2, M3,M31. The figure below sketches the memory blocks that can reside in different							
		cache blocks if the cache was fully associative.							
		Cache block	Set #	Associativit	Memory Block				
				У	M0, M1,				
		0	0	0	M2,M31				
			0	1	M0, M1,				
		1	0	1	M2,M31				
			0						
		7	0	7	M0, M1, M2,M31				
		Show the contents of the table if cache is organized as							
		i. Direct Mapped Cache ii. 4 –Way Set Associative Cache.							

4	a)	Consider the following data						06	
		Cache size							
		Block size	4K	16K	64K	256K			
		PA C	8.579 7.249	1949	2.04%	9 77% 0 77%			
		M	7.000	2019	1 00%	0.51%			
		138		2776	1034	0.49%			
		- 24	4414	1,295	1 [44	0.49%			
		What are to Justify. D	the obser	rvations ith respe	with res	spect MAT	to cache size and block size based on miss rate? as well.		
	b)	Consider a system that has 64 bit logical address and 41 bit physical address. If the page size is 16KB and the TLB with direct mapped cache can store 512 entries, determine the number of tag bits required for i. 16KB - L1 cache with a block size of 128 words. ii. 16MB - L2 cache with a block size of 128 words							
	c)	When an interrupt is detected, the status register is saved and all but the highest priority interrupt is disabled. Why low priority interrupts are disabled? Why is the status register saved prior to disabling interrupts?							
	d)	Direct memory access allows devices to access memory directly rather than working through the CPU. This improves the performance of the peripherals, but adds to complexity to memory system implementations. i. Does CPU relinquish (giveup) control of the memory when DMA is active? ii. For example, can a peripheral simply communicate with the memory directly, avoiding the CPU completely? iii. How will graphics card benefit from DMA?						06	
5	a)	Let a=[a1 Σa _i b _i = a1 Realize th	., a2, a3, b1+a2b2 he proble e loops u	an] and 2+a3b3+ em to be using pse	d b=[b1, +anbressolved sudo coe	b2,b3 n. on pa de. Th	dot product of 2 vectors as mentioned below:bn] is defined as arallel computing system. e value of n is 100K. utation.	04	
	b)	Consider i. Compu ii. Compu ii. Hint: U	a paralle ite the sp ute the s se Amda	el compu beedup i caled sp hl's and	uting sy f the co eedup i Gustafs	stem de ha f the c	with 128 processors. s 15% serial processing. code can be 95% parallelized. .aws formulae appropriately}.	04	
	c)	Mention	the desi	ign cons	traints o	or issu	es in a parallel computing system.	04	
	d)	Actual co What are	omputati e the cor ny warp	ions are nponent schedule	done or ts of eac ers wou	n the : ch SM Id be	pplications in GPU system? streaming multiprocessors [SM]. ? in GPU that has 1536 cores? speed of a Multicore processor" – Justify.	08	