



PES University, Bengaluru
(Established under Karnataka Act No. 16 of 2013)

UE19CS252/
UE18/17CS253

JULY/AUGUST 2021: END SEMESTER ASSESSMENT (ESA) B TECH 4th SEMESTER
UE18/17CS253 /UE19CS252 – MICROPROCESSOR AND COMPUTER ARCHITECTURE

Time: 3 Hrs

Answer All Questions

Max Marks: 100

Note: ARM7TDMI – ISA stands for ARM Instruction Set Architecture,
ALP – Assembly Language Program

1	<p>a) Write the ARM7TDMI ALP code snippet for the following code written in C-language. Let R1, R2, R3 contain the starting addresses of arrays X, Y and Z respectively. Use Register R5 for variable i. While (i ++ <= 10) { if (X[i] == Y[i]) Z[i] = X[i] * Y[i]; } {Hint: X[i] is written as [R1,R5] , Y[i] as [R2,R5] and Z[i] as [R3,R5] }</p>	06
	<p>b) What are the different parameter passing techniques in ARM7TDMI – ISA? What parameter passing technique is used in the following ARM7TDMI - ISA code snippet? Explain.</p> <pre> .text LDR R4, =A MOV R1, #52 MOV R2, #25 STMFD R13!, { R1, R2} BL LINK STR R0, [R4] SWI 0x11 LINK: LDMFD R13!, { R6, R5} ADD R0, R6, R5 MOV PC, LR .data A: .WORD 0 </pre>	04
	<p>c) Is FIQ exception or interrupt accepted by the ARM processor, while the data abort Exception is currently being serviced? Explain.</p>	04

06

What ARM instructions do these encoding represent?

II. Write the instruction to multiply a number X by 17. Use only ADD / SUB / RSB Instructions. Store the result in the source register itself.
{Assume the number is in the register R9, that is $R9 = R9 \times 17$ }.

04

04

Note: Write operation is performed during the first half of the clock cycle time while read operation is done during the Second half of the clock cycle time. Show the working for the same.

06

	d)	Consider a program with the following behavior.. T T N T T N T T T T N T T T T T N T T T T T N T (NT – Not Taken & T – Taken). i. How many miss predictions are seen if the initial state is NT for a 1 bit prediction? ii. With a neat 2- bit prediction state diagram, show how many miss predictions occur if the initial state is 10 (weak taken state). Write the working for both the cases. Note: In a 2 bit predictor, If prediction is taken, next state is strong taken otherwise, strong not taken.	06
3	a)	A computer system with a word length of 32 bits has a 16 MB byte-addressable main memory and a 64 KB, 4-way set associative cache memory with a block size of 256 bytes. Consider the following four addresses represented in hexadecimal notation. A1 = 0x42C8A4, A2 = 0x546888, A3 = 0x6A289C, A4 = 0x5E4880 Determine which of these addresses map on to the same set in the cache memory. Show the computations. Note: Determine the number of bits required to represent word and set numbers.	07
	b)	What are the categories of misses? Explain how to avoid address translation in cache indexing to reduce hit time?	05
	c)	If a direct mapped cache has a hit rate of 90%, a hit time of 5ns, and a miss penalty of 100ns, what is the AMAT? If an L2 cache is added with a hit time of 25ns and a hit rate of 50%, what is the new AMAT, if the penalty for an L2 miss is 200ns? Also compute local miss rates of L1 and L2 caches and the global miss rate.	04
	d)	Assume a processor where the cycles per instruction (CPI) is 1.0 when all memory accesses hit the cache. The only memory accesses are loads and stores, and these make up 60% of the instructions. If the miss penalty is 50 clock cycles and the miss rate is 5%, how much faster would the computer be if all instructions were cache hits?	04
4	a)	Assume that the memory system takes 100 clock cycles of overhead and then delivers 32 bytes every 4 clock cycles. That is, it can supply 32 bytes in 104 clock cycles, 64 bytes in 108 clock cycles, and so on... Compute the average memory access time for a block size of 128bytes and cache size of 64KB that has a miss rate of 1.02%. Assume hit time is 1cc.	04
	b)	Consider the following code sequence. Assume Direct mapped cache. STR R3, 256 (R0) LDR R1, 2048 (R0) LDR R2, 256 (R0) Write-through cache maps 256 and 2048 to the same block. A four words write buffer is not checked on a read miss. Will the value in register R2 always be equal to the value in register R3 or R2? Discuss.	05
	c)	What is an interrupt vector table? Write the interrupt table of ARM7TDMI processor. How simultaneous multiple interrupts are handled? Explain.	05

[illegible]