

## PES University, Bangalore (Established under Karnataka Act No. 16 of 2013)



SRN

**UE14CS253** 

## JUNE\_JULY 2016: END SEMESTER ASSESSMENT (ESA) B. V SEMESTER UE14CS253

Tir	ne: (	3 Hrs Answer All Questions Max Marks: 1	00
1.	a)	Explain the various modes of operation in core ARM processor	5
	b)	Differentiate between RISC and CISC	5
	(c)	What's the role of Barrel shifter in 3 stage pipeline?	5
	d)	How is harvard and Von neumann architecture different from each other.	5
2.	a)	Explain the following instructions of ARM processor i) TSTEQ R1, R2, R3 ii) BIC R5, R6, R7	5
	b)	What is the output of the following code snippet?  LDR r1,=A  LDMIA r1,{r5,r0,r4,r3}  A: .word 10,20,30,40	5
	c)	31 28 27 26 25 24 21 20 19 16 15 12 11 0	4
		cond 0 0 # opcode S Rn Rd operand 2	
	. 4	11 7 6 5 4 3 0 #shift Sh 0 Rm	
	2.	Given the instruction format show the binary encoding of the following instruction. (cond-1110,opcode-0100, sh-11) ADDS R2, R3, R6, LSL #2	
	d)	What are the contents of registers r0 and r1 after the execution of each instruction?  a) LDR r0,=B  b) LDR r1,[r0]  c) LDR r1,[r0],#4  d) LDR r1,[r0,#4]  e) LDR r1, [r0, #4]!  B: WORD 10,20,40,60,80	6
		B.:WORD 10,20,40,00,60	
3.	a)	Write an assembly language program to find average of n numbers	5
	b)	What is pipelining? Explain how pipelining improves the performance	5
	c)	A procedure to compute the statement in high level language using ARM ALP.  if (R0>=R1)  R2; Else R2++;	5
	d)	Data in Regs. R0, R1 are parameters. Result in Reg. R2.  How is 5 stage pipeline different from 3 stage pipeline?	
		220 10 0 000 Pripolitic different from 3 stage pripelitie!	5

4.	a)	A cache is 4-way set-associative and has 128 KB data. Each block contains 16 bytes. fields?	5
	b)	What are the handshaking signals used to communicate between ARM and coprocessor  What is cache misses? Explained a 1988	
	c)	What is cache misses? Explain the different categories of misses.	6
	d)	Assume we have a computer where the cycles per instruction (CPI) is 1.0 when	4
		all memory accesses hit in the cache. The only data accesses are loads and stores, and these total 50% of the instructions. If the miss penalty is 25 clock cycles and the miss rate is 2%, how much faster would the computer be if all instructions were cache hits?	5
5.	a)	What are interrupts and explain the handling mechanism of nested interrupt calls  What is pipeline solved to be a possible of the solved to be a possible o	
	b)	What is pipeline scheduling? Explain with an example	5
	c)	Write a short note on	5
		1) Cache replacement algorithm	10
- 1	- 1	2) Cache optimization technique(Any two)	