

MPCA UNIT-1

 pes1202101213@pesu.pes.edu (not shared) [Switch account](#)



* Required

Which of the following uses Ex-or operation for comparing? *

1 point

- ☐ CMP
- ☐ TST
- ☐ TEQ
- ☐ CMN

Total number of registers in ARM architecture *

1 point

- ☐ 32
- ☐ 33
- ☐ 36
- ☐ 37

If the data ABCD is stored on little-endian machine, it will stored as *

1 point

- ☐ ABCD
- ☐ BCDA
- ☐ DCBA
- ☐ DCAB



When the processor is executing in ARM state, then all instructions are ----- * 1 point wide

- ☐ 8 bits
- ☐ 16 bits
- ☐ 32 bits
- ☐ 64 bits

Memory can be accessed by ARM system using --- instruction *

1 point

- i. Load
- ii.Store
- iii.Move
- iv.Arithmetic

- ☐ i,ii
- ☐ i,iii,iv
- ☐ i,ii,iv
- ☐ i,ii,iii

The banked registers are used for *

1 point

- ☐ Switching between supervisory and interrupt mode
- ☐ extended storing
- ☐ same as general purpose registers
- ☐ None of the above



The addressing mode where address of operand is the contents of Rn is * 1 point

- ☐ Pre-indexed mode
- ☐ Pre-indexed with write back
- ☐ Post indexed mode
- ☐ None of these

_____ symbol is used to specify the write back or auto updating * 1 point

- ☐ ^
- ☐ #
- ☐ !
- ☐ *

The instruction LDM R9!,{R2,R3,R4} * 1 point

- ☐ Loads the content of R9 to R2,R3 and R4
- ☐ Creates the copy of the contents of R9 except the registers mentioned
- ☐ Loads the contents of R2,R3 and R4 into R9
- ☐ Write the contents of R9 into R2,R3 and R4 and clears the contents of R9



The instruction MLA performs, MLA R0,R1,R2,R3 *

1 point

- ☐ R3=R1+R2+R3
- ☐ R3=R1*R2+R3
- ☐ R3=R1+R2*R3
- ☐ None

_____instruction is used to get the 1's complement of the operand *

1 point

- ☐ CMN
- ☐ MVN
- ☐ CMP
- ☐ BIC

The encoding value of : SUB R0,R1,R2,LSL R3 *

2 points

- ☐ E0410312
- ☐ E1410313
- ☐ E0510312
- ☐ E0490312



The instruction encoding of , CMP R1,R2 *

2 points

- ☐ E1510002
- ☐ E0510002
- ☐ E1480002
- ☐ E1590002

Submit

Clear form

This form was created inside of PES Institutions. [Report Abuse](#)

Google Forms

