SRN						



PES University, Bengaluru

(Established under Karnataka Act No. 16 of 2013)

UE19CS252 / 16/17 CS253

JULY 2021: END SEMESTER ASSESSMENT (ESA) B TECH 4th SEMESTER

UE16/17CS253 /UE19CS252 – MICROPROCESSOR AND COMPUTER ARCHITECTURE

Time: 3 Hrs

Answer All Questions

Scheme and Solution

Max Marks: 100

Note: ARM7TDMI – ISA stands for ARM Instruction Set Architecture,

ALP – Assembly Language Program

```
06
a)
      Write the ARM7TDMI ALP code snippet for the following code written in C-language.
      Let R1, R2, R3 contain the starting addresses of arrays X, Y and Z respectively. Use
      Register R5 for variable i.
      While ( i ++ <= 10 )
      {
         If ( X [ i ] == Y [ i ] )
             Z[i]=X[i] *Y[i];
        }
      {Hint: X[i] is written as [R1,R5], Y[i] as [R2,R5] and Z[i] as [R3,R5] }
      PROGRAM:
      .DATA
      X:.WORD 5,4,6,7,8,1,2,3,4,9 // Array X
      Y:.WORD 6,4,6,7,4,1,3,3,5,9 // Array Y
      Z:.WORD 0 // Array Z
      .TEXT
             LDR R1, =X
             LDR R2, =Y
             LDR R3, =Z
             MOV R4,#0
             MOV R5,#0
        L2: CMP R4,#10
              BEQ L1
              LDR R6, [R1, R5]
              LDR R7,[R2,R5]
              ADD R5, R5, #4
              ADD R4, R4, #1
              CMP R6, R7
              BNE L2
              MUL R8, R6, R7
              STR R8,[R3,#4]!
               BL2
          L1: SWI 0X011
      Initialization 1 mark, increment variables 2 marks, looping construct: 2 marks, storage: 1 mark.
```

	SRN	
b)	What are the different ways of parameter passing techniques used in ARM7TDMI – ISA? Also, Consider and observe the following code snippet written using ARM7TDMI – ISA. What parameter passing technique is used in the following code snippet? Explain. .text LDR R4, =A MOV R1, #52 MOV R2, #25 STMFD R13I, { R1, R2} BL LINK STR R0, [R4] SWI 0x11 LINK: LDMFD R13I, { R6, R5} ADD R0, R6, R5 MOV PC, LR .data A: .WORD 0 Answer: Parameter passing techniques: (2 marks). 1. Register parameter 2. Stack parameter The above code uses Stack parameter passing technique. The parameters 52 and 25 are pushed on the stack using STM instruction. A function call is made. Once transfer to the function, parameters are popped on to registers R6 and R5 respectively using LDM instruction as the variant is FD – FULL DESCENT.	02 + 02 = 04
c)	Is FIQ exception or interrupt accepted by the ARM processor, while the data abort exception is currently being serviced ? Explain. Answer: In ARM7TDMI, FIQ interrupt has higher priority than data abort hence it is accepted. Since data abort interrupt is being serviced at this point in time, as it is has lower priority compared to the device that has raised FIQ interrupt request later. The former interrupt service will be suspended and the processor will be allocated to device with FIQ request that is the later. The above operation is possible if the program has enabled FIQ interrupt. Otherwise not.	01 + 02 + 01 = 04

		SRN								
d)	i.	Consider the following coding used in ARM7TDMI enco	odi	ng.					()2
		Conditional codes: 1110 - AL. GF - 1010 . LF - 1101								+

Operation codes: RSB - 0011, AND - 0000, ORR - 0001 What ARM instructions does these encoding represent?

Inst	Condition	F (format)	I (immediate)	OPCODE	S (Set cond Code)	Rn	Rd	Operand2
i.	1010	0	0	3	0	0	1	2
Ans	s: RSBGE	E R1, R0	, R2					
ii.	1101	0	1	0	1	2	3	#12

Ans: ANDLES R3, R2, #12

ii. Write the instruction to multiply a number X by 17. Use only ADD / SUB / RSB instructions to multiply a number by 17.

{Assume the number is in the register R9, that is R9 = R9 x 17}.

Answer:

ADD R9, R9, R9, LSL #4

2 a) Consider a Von Neumann architecture. A machine has only one memory unit. But under certain conditions, the pipeline might want to perform two operations (like read instruction / write operation) simultaneously during the same clock cycle. Is it possible? What type of hazard is introduced? Explain. How can this hazard be resolved? Explain with neat diagrams.


Answer:

No it is not possible.

If certain combination of instructions can't be accommodated because of resource conflicts, the machine is said to have a **structural hazard**. In the above case, memory access are seen during instruction fetch and memory write or read during 4th clock cycle time. This is a conflict as memory is accessed at the same time by different instructions at the same time.

Introduction of a bubble or memory stall cycle, it solves the problem.

Further, even the stall cycle can be resolved by implementing Harvard architecture with split cache, Instruction & data caches.




Von Neumann architecture- Same memory accessed by two operations simultaneously i.e., at CC1 & CC4.


01 + 01 + 02 = 04

02

02

06





	SRN	$\overline{}$
c)	What are the types of data hazards? Explain each with an example.	03
	Answer:	+
	The types of data hazards are:	03
	Read After Write: RAW hazard occurs when instruction J tries to read data before instruction I writes it. ADD R0, R1, R2 SUB R4, R0, R2	06
	Write After Read: WAR hazard occurs when instruction J tries to write data before	
	instruction I reads it.	
	MUL R1, R2, R3	
	ADD R2, R4, R5	
	Write After Write: WAW hazard occurs when instruction J tries to write output before	
	instruction I writes it.	
	MUL R0, R1, R2	
	ADD R0, R2, R3	
۹,		03
d)	Consider a program with the following behavior	+
	TTNTTNTTTTNTTTTTNTTTTNT (NT – Not Taken & T – Taken).	03
	i. How many miss predictions are seen if the initial state is NT for a 1 bit prediction? ii. With a neat 2- bit prediction state diagram, show how many miss predictions occur	06
	if the initial state is 10 (weak taken state). Write the working for both the cases. Note: In a 2 bit predictor. If prediction is taken, next state is strong taken otherwise.	
	Note: In a 2 bit predictor, If prediction is taken, next state is strong taken otherwise, strong not taken. Answer: INITIAL STATE IS Not Taken	
	Note: In a 2 bit predictor, If prediction is taken, next state is strong taken otherwise, strong not taken. Answer: INITIAL STATE IS Not Taken	
	Note: In a 2 bit predictor, If prediction is taken, next state is strong taken otherwise, strong not taken. Answer: INITIAL STATE IS Not Taken	
	Note: In a 2 bit predictor, If prediction is taken, next state is strong taken otherwise, strong not taken. Answer: INITIAL STATE IS Not Taken	
	Note: In a 2 bit predictor, If prediction is taken, next state is strong taken otherwise, strong not taken. Answer: INITIAL STATE IS Not Taken	
	Note: In a 2 bit predictor, If prediction is taken, next state is strong taken otherwise, strong not taken. Answer: INITIAL STATE IS Not Taken	03
	Note: In a 2 bit predictor, If prediction is taken, next state is strong taken otherwise, strong not taken. Answer: INITIAL STATE IS Not Taken NT So, it has 10 miss predictions	03
	Note: In a 2 bit predictor, If prediction is taken, next state is strong taken otherwise, strong not taken. Answer: INITIAL STATE IS Not Taken So, it has 10 miss predictions Initial state: 10: Weak Taken	+
	Note: In a 2 bit predictor, If prediction is taken, next state is strong taken otherwise, strong not taken. Answer: INITIAL STATE IS Not Taken So, it has 10 miss predictions Initial state: 10: Weak Taken	+ 03 =
	Note: In a 2 bit predictor, If prediction is taken, next state is strong taken otherwise, strong not taken. Answer: INITIAL STATE IS Not Taken NT So, it has 10 miss predictions Initial state: 10: Weak Taken Taken 10 10 10 10 10 10 10 10 10 1	+ 03 =
	Note: In a 2 bit predictor, If prediction is taken, next state is strong taken otherwise, strong not taken. Answer: INITIAL STATE IS Not Taken Not Taken Initial state: 10: Weak Taken Not Taken Not Taken Not Taken Not Taken	+ 03 =

	SRN	L							
a)	A computer system with a word length of 32 bits has a 16 MB byte-addressable main	0							
'	memory and a 64 KB, 4-way set associative cache memory with a block size of 256	0							
	bytes. Consider the following four addresses represented in hexadecimal notation.								
	A1 = 0x42C8A4, A2 = 0x546888, A3 = 0x6A289C, A4 = 0x5E4880								
	Determine which of these addresses map on to the same set in the cache memory.	(
	Show the computations.								
	Note: Determine the number of bits required to represent word and set numbers.	`							
	Answer:								
	16MB address space has 24 address lines / bits. Matches with the given address.								
	Cache Memory Capacity = 64KB which has 4 way set associativity.								
	So, Word can be decoded with least significant 6 bits as it has 26 words.								
	64 words of 32 bits each = 64 x 4 = 256 bytes / block.								
	Since it is 4 way set associative memory, it has 256 blocks.								
	Hence requires, 2° sets. Requires 8 bits.								
	TAG bits SET bits WORD address								
	$(42C8A4)_{16} = (0100001011 0010010 100100)_{2}$								
	$(546888)_{16} = (0101010001 10100010 001000)_2$								
	$(6A289C)_{16} = (0110101000 10100010 0111000)_2$								
	$(5E4880)_{16} = (0101111001 0010010 001000)_{2}$								
	The set bits represent the mapping with respect to the cache memory block.								
	Address 546888 and 6A289C map on to the same set in the cache.								
b)	What are the categories of misses? Explain how to avoid address translation in cache	(
	indexing to reduce hit time?								
	Answer:	`							
	Three Categories of Miss:								
	a. Compulsory Miss.								
	b. Capacity Miss.								
	c. Conflict Miss.								
	Explanation of the 6th optimization technique.								
	20 bits Page Number								
	4 bits Frame Num								
	Reduce Hit time is done by	4							
	Not to wait for VA to PA translation.								
		1							

Extract Index information from Virtual Address Extract Tag Information from the Physical Address.

6th Optimization facilitate Virtual Indexing and Physically Tagging (VIPT)

In

	SRN SRN	
c)	If a direct mapped cache has a hit rate of 90%, a hit time of 5ns, and a miss penalty of	01
•	100ns, what is the AMAT? If an L2 cache is added with a hit time of 25ns and a hit	+
	rate of 50%, what is the new AMAT, if the penalty for an L2 miss is 200ns? Also	01
	compute local miss rates of L1 and L2 caches and the global miss rate.	01
	Answer:	+
	AMAT = Hit Time L1 + Miss Rate L1 * [Hit Time L2 + Miss Rate L2 * Miss Penalty L2]	01
	= 5ns + 10% * [25ns + 50% * 200ns]	=
	= 17.5ns	04
	Local Miss Rate L1 = 100% - 90% = 10% = 0.10.	
	Local Miss Rate L2 = 100% - 50% = 50% = 0.50.	
	Global Miss Rate = LMRL1 * LMRL2	
	= 0.1 * 0.5	
	= 0.05. = 5%.	
d)	Assume a processor where the cycles per instruction (CPI) is 1.0 when all memory	01 +
	accesses hit in the cache. The only data accesses are loads and stores, and these total	02
	to 60% of the instructions. If the miss penalty is 50 clock cycles and the miss rate is	+
	5%, how much faster would the computer be if all instructions were cache hits?	01
	Answer:	=
	First compute the performance for the computer that always hits:	04
	CPU execution time = (CPU clock cycles + Memory stall cycles) × Clock cycle	
	= (IC × CPI + 0) × Clock cycle = IC × 1.0 × Clock cycle	
	·	
	Now for the computer with the real cache, first we compute memory stall cycles:	
	Memory stall cycles = IC × <u>Memory accesses</u> x Miss rate × Miss penalty Instruction	
	$= IC \times (1 + 0.6) \times 0.05 \times 50$	
	$= IC \times (1 + 0.0) \times 0.03 \times 30$ = $IC \times 4.0$	
	where the middle term (1 + 0.6) represents one instruction access and 0.6 data	
	accesses per instruction. The total performance is thus	
	CPU execution time cache = $(IC \times 1.0 + IC \times 4.0) \times Clock$ cycle	
	$= 4.0 \times IC \times Clock cycle$	
	The performance ratio is the inverse of the execution times:	
	CPU execution time $_{\text{cache}} = 4.0 \times \text{IC} \times \text{Clock cycle} = 4.0$	
	CPU execution time $\frac{\text{cache}}{1.0 \times \text{IC} \times \text{Clock cycle}} = 4.0 \times \text{IC} \times \text{Clock cycle}$	
	Hence, The computer with no cache misses is 4.0 times faster.	
	The second secon	
	I .	

		SRN SRN	
4	a)	Assume the memory system takes 100 clock cycles of overhead and then delivers	02
		32bytes every 4 clock cycles. That is, it can supply 32 bytes in 104 clock cycles, 64	+
		bytes in 108 clock cycles, and so on Compute the average memory access time for	02
		a block size of 128bytes and cache size of 64KB that has a miss rate of 1.02%.	04
		Assume hit time is 1cc.	04
		Answer:	
		Average access time = Hit time + Miss rate x Miss penalty	
		The access time for a 32- bytes is 104 cc. A block of 128 bytes takes 116cc.	
		Average access time = 1 + (1.02% x 116)	
		= 1 + 1.1832	
		= 2.1832 clock cycles.	
	b)	Consider the following code sequence. Assume Direct mapped cache.	01
		STR R3, 256 (R0)	+
		LDR R1, 2048 (R0)	02
		LDR R2, 256 (R0)	02
		Write-through cache maps 256 and 2048 to the same block. A four words write buffer	=
		is not checked on a read miss. Will the value in register R2 always be equal to the	05
		value in register R3 or R2? Discuss.	
		Answer:	
		This is a read-after-write data hazard in memory.	
		The data in R3 are placed into the write buffer after the STR.	
		 The following LDR instruction uses the same cache index and is therefore a miss. 	
		 The second LDR instruction, tries to put the value in location 256 into the register R2. 	
		This also results in a miss.	
		 If the write buffer hasn't completed writing to location 256 in memory, 	
		 The read of location 256 will put the old, wrong value into the cache block and then into R2. 	
		Without proper precautions, R3 would not be equal to R2!	

	3KN	
c)	What is an interrupt vector table? Write the interrupt table of ARM7TDMI	02
	processor. How simultaneous multiple interrupts are handled? Explain. Answer:	03
	Interrupt Vector table is as shown in the diagram. IVT is the first 1MK memory of	05
	RAM. IVT basically stores the address of the routines with respect to their	03
	corresponding locations in the memory.	
	Whenever an interrupt occurs, depending on the type of interrupt occurred, it refers to the corresponding location in the IVT and branches to that location to service the interrupt occurred.	
	Simultaneous Multiple Interrupts are handled using PIC.	
	Common solution is to use a Priority Interrupt Controller.	
	 Interrupt controller interacts with CPU on one side and multiple 	
	devices on the other side.For simultaneous interrupt requests, interrupt priority is defined.	
	 Interrupt controller is responsible for sending the interrupt vector to 	
	the CPU.	
	INTRO and INTAO	
	Priority INTR1 and INTA1	
	CPU INTA Interrupt INTR2 and INTA2	
	Controller INTR3 and INTA3	
	TIVINS and IIVIAS	
d)	How does user enable and disable FIQ and IRQ interrupts? Explain with appropriate	03
ŕ	code using ARM7TDMI- ISA.	+
	Answer:	03
	Enabling an interrupt.	06
	cpsr value IRQ FIQ Pre nzcvqjIFt_SVC nzcvqjIFt_SVC	
	Code enable_irq enable_fiq enable_fiq MRS rl, cpsr MRS rl, cpsr	
	BIC r1, r1, #0x80 BIC r1, r1, #0x40 MSR cpsr_c, r1 MSR cpsr_c, r1 Post nzcvqjiFt_SVC nzcvqjiFt_SVC	
	Disabling an interrupt.	
	cpsr IRQ FIQ	
	Pre nzcvqjift_SVC nzcvqjift_SVC Code disable_irq disable_fiq	

MRS r1, cpsr ORR r1, r1, #0x40 MSR cpsr_c, r1 nzcvqjiFt_SVC

Post

MRS r1, cpsr ORR r1, r1, #0x80 MSR cpsr_c, r1 nzcvqjIft_SVC


02

03


06

5 a) With neat diagrams discuss parallel computing memory architectures Answer:


i. Shared Memory Architecture: Shared memory parallel computers vary widely, but generally have in common the ability for all processors to access all memory as global address space. Multiple processors can operate independently but share the same memory resources. Changes in a memory location effected by one processor are visible to all other processors. Shared memory machines can be divided into two main classes based upon memory access times: **UMA** and **NUMA**.



ii. Distributed Memory Architecture: Like shared memory systems, distributed memory systems vary widely but share a common characteristic. Distributed memory systems require a communication network to connect inter-processor memory. Processors have their own local memory. Memory addresses in one processor do not map to another processor, so there is no concept of global address space across all processors.



iii. Hybrid Memory Architecture: The largest and fastest computers in the world today employ both shared and distributed memory architectures. The shared memory component is usually a cache coherent SMP machine. Processors on a given SMP can address that machine's memory as global. The distributed memory component is the networking of multiple SMPs. SMPs know only about their own memory - not the memory on another SMP. Therefore, network communications are required to move data from one SMP to another.



	SRN	
))	 Explain the features of Very Long Instruction Word (VLIW) processor. The processors in this architecture have multiple functional units, fetch from the Instruction cache that have the Very Long Instruction Word. Multiple independent operations are grouped together in a single VLIW Instruction. They are initialized in the same clock cycle. Each operation is assigned an independent functional unit. All the functional units share a common register file. Instruction words are typically of the length 64-1024 bits depending on the number of execution unit and the code length required to control each unit. Instruction scheduling and parallel dispatch of the word is done statically by the compiler. The compiler checks for dependencies before scheduling parallel execution of the instructions. 	05
)	Consider an input sequence of data elements as shown below. 7,8,1,2,9,10,3,4,5,6,11,13,16,19,21,23.	03 + 02 = 05
	Compute the sum of all the elements using the hypercube parallel model. Hint: Initial assignment of data items may be as follows: Iteration1: P0 adds (7, 8), P1 adds (1,2), P2 adds (9,10) and so on where p7 adds 21 & 23. Perform the computations for each iteration to show the computations for all the iterations. Answer:	

