

END SEMESTER ASSESSMENT (ESA) B.TECH. IV SEMESTER-MAY 2018
UE16CS253- Microprocessor and Computer Architecture

Time: 3 hrs

Answer All Questions

Max Marks: 100

| | | | | | | | | | | |
|------|----|--|-----------|----|----|--------|-----------|----|----|-----------|
| 1 | a | Differentiate between microprocessor and micro-controller | 4 | | | | | | | |
| | b | Write the conditional code for the following C code snippets. <div><div>i) if(r0<5){ sub1(); } else{ sub2(); } }</div><div>ii) if (r0 > r1) { r2= 5 r3 = r4 + r5 } else r6 = r4 -r5</div><div>iii) if (r0 != 5) then r1 = r1 + r0 - r2</div><div>iv) if ((r0==r1) && (r2==r3)) then R4 = r4 + 1</div></div> | 4 | | | | | | | |
| | c | I. Mention 3 ways of specifying offsets in data transfer instructions. Give an example for each II. Write ARM assembly code to perform the following operation f= (g + h) - (i+ j); III. Write a single line of ARM assembly code to perform the operation r0=r2x7 (Note: without using MUL instruction) | 3+2 +2 | | | | | | | |
| | d | The address for the memory system starts from 1000. It is byte addressable and follows little endian representation. Show the memory allocated for the following data declaration in ARM memory organization. a:.hword 200 b:.byte 20,10,60 c:.hword 30 d:.hword 100 e:.word 600 | 5 | | | | | | | |
| 2 | a | Perform Multiplication of following by constant using barrel shifter. Give an example for each. I) 2^n II) 2^{n+1} III) 2^{n-1} | 1+2 +2 | | | | | | | |
| | b | What are the handshaking signals used by ARM and its coprocessor for execution of coprocessor instructions? | 3 | | | | | | | |
| | c | Define software interrupt? Mention different software interrupts available in ARM with their purpose | 6 | | | | | | | |
| | d | Given Binary encoding format of data processing instruction <div><div>31 28 27 26 25 24 21 20 19 16 15 12 11 0</div><table><tr><td>cond</td><td>00</td><td>#</td><td>opcode</td><td>S</td><td>Rn</td><td>Rd</td><td>operand 2</td></tr></table></div> Identify the instruction for the given hexadecimal representation of the instructions I. E0532008 II. E3A0200A III. 10844005 Given binary representation of condition codes and opcodes NE=0001, CS=0010, EQ=0000, LE=1101, GT=1100, LT=1011 AND=0000, ADD=0100, SUB=0010, BIC=1110, ORR=1100, CMP=1010, EOR=0001, MOV=1101 | cond | 00 | # | opcode | S | Rn | Rd | operand 2 |
| cond | 00 | # | opcode | S | Rn | Rd | operand 2 | | | |
| 3 | a | Major functional units are used in different cycles. Hence, overlapping the execution of multiple instructions introduces relatively few conflicts. How these conflicts are resolved? | 6 | | | | | | | |
| | b | Write the pipeline stages to execute High Level Language statement A=B+C where A,B,C are memory locations. How many stalls are introduced.(Note: Write Assembly code For MIPS to draw pipeline stages) | 5+1 | | | | | | | |

