SRN						



## PES University, Bengaluru

(Established under Karnataka Act No. 16 of 2013)

**UE20CS252** 

MAY 2022: END SEMESTER ASSESSMENT (ESA) B TECH 4th SEMESTER **UE20CS252 – MICROPROCESSOR AND COMPUTER ARCHITECTURE** 

Time: 3 Hrs Max Marks: 100 **Answer All Questions** 


Note: ARM7TDMI – ISA stands for ARM Instruction Set Architecture,

ALP - Assembly Language Program

```
1
         Convert the following pseudo code into an ALP using ARM7TDMI – ISA.
                                                                                                     06
  a)
                IF([A]==[B]) then C=[A]*[B];
                ELSE IF ([B] = [C]) D=[A] - [B];
                ELSE E=[A]+[B].
         [Note: Use Conditional Execution Instructions].
         Assume that the registers R1, R2, R3 contain the addresses of memory locations A, B
         and C respectively.
         Also, Let registers R6, R7, to carry the contents of memory locations A and B
         respectively.
         Answer:
             .DATA
                 A: .WORD 10
                 B: .WORD 20
                 C: .WORD 0
                 D: .WORD 0
                 E: .WORD 0
                 ; initialization 1 mark
             .TEXT
                 LDR R1,=A
                 LDR R2,=B
                 LDR R3,=C
                 LDR R4,=D
                 LDR R5,=E
                 LDR R6,[R1]
                 LDR R7,[R2]
                 LDR R11,[R3]
               ; first IF - 2marks
                 CMP R6,R7
                 MULEQ R8,R6,R7
                 STREQ R8,[R3]
                 ; second IF – 2 marks
                 CMPNE R7,R8
                 SUBEQ R9,R6,R7
                 ; ELSE - 1 mark
                 ADDNE R10,R6,R7
                 SWI 0X011
             .END
```

SRN

b)	The code snippet given below performs n writing the missing instructions.	natrix multiplication. Complete the code by
	Answer:	
	.DATA	
	A: .WORD 1,2,3,4,5,6,7,8,9	MLA R12,R3,R10,R4 ; 2
	B: .WORD 1,2,3,4,5,6,7,8,9	marks
	C: .WORD 0,0,0,0,0,0,0,0	MOV R12,R12,LSL #2
	.TEXT	STR R9,[R2,R12]
	LDR R0,=A	
	LDR R1,=B	MOV R8,#0
	LDR R2,=C	MOV R9,#0
	MOV R3,#0	ADD R4,R4,#1
	MOV R4,#0	CMP R4,#3
	MOV R10,#3	BNE LOOP1
	MOV R8,#0	MOV R4,#0
		ADD R3,R3,#1
	LOOP1:MLA R11,R3,R10,R8 ; 2	CMP R3,#3
	marks	BNE LOOP1
	MOV R11,R11,LSL #2	SWI 0X011
	LDR R5,[R0,R11]	.END
	MLA R12,R8,R10,R4 ; 2 marks MOV R12,R12,LSL #2 LDR R6,[R1,R12]	// Students might have used other //registers. Please check the logic //accordingly.
	MUL R11,R5,R6 ADD R9,R9,R11 ADD R8,R8,#1 CMP R8,#3 BNE LOOP1	



SRN						

2 a) Consider five stage pipeline architecture of a processor. Assume that the individual stages of the data path have the following latencies.

IF - 300ps, ID - 400ps, EX - 350ps, MEM - 500ps and WB - 100ps.

What is the clock cycle time in a pipelined and non-pipelined processor?

If there are 50 instructions compute the ratio of non pipelined to pipelined processors.

**Answer:** 

**Non-pipelined Processor latency:** 

; 2 marks

Time taken = (IF + ID + EX + MEM + WB) = 300+400+350+500+100 = 1650ps.

For 50 instructions: Kstage\* Tc\* n Instructions

 $= 5 \times 500 \times 50 = 125000 \text{ ps}$ 

**Pipelined Processor Latency:** 

; 2 marks


Time taken =  $MAX(300,400,350,500,100) \times No. of stages$ 

 $= 500 \times 5 = 2500 ps.$ 

For 50 instructions: Kstage \* 1 instruction \*Tc + (n-1)\* Tc

=  $5 \times 1 \times 500 + (49) 500 = 27000 \text{ ps.}$ 

Ratio of Non pipelined to pipelined processors = 125000 / 27000 = 4.63 times.



	SRN SRN
	Answer:
	Case i. 2 marks
	LABEL1: LW \$1,40 (\$6) IF ID EX MEM WB
	BEQ \$2,\$3,LABEL2 ; BT IF ID EX MEM WB
	ADD \$1, \$6, \$4 IF ID FLUSHES
	( dependency is seen)
	LABEL2: BEQ \$1,\$2, LABEL1; BNT IF ID EX MEM WB
	SW \$2, 20 (\$4) IF ID EX MEM WB
	AND \$1, \$1, \$4 IF ID EX MEM WB
	Case ii. 2 marks
	LABEL1: LW \$1,40 (\$6) IF ID EX MEM WB
	BEQ \$2,\$3,LABEL2 ; BT IF ID EX MEM WB
	AND \$1,\$1,\$4 IF ID EX MEM WB
	ADD \$1, \$6, \$4 IF ID EX MEM WB
	( safe instruction is written after branch taken avoids flushing)
	LABEL2: BEQ \$1,\$2, LABEL1; BNT IF ID EX MEM WB
	SW \$2, 20 (\$4) IF ID EX MEM WB
	Explanation: 2 marks
d)	Consider a program with the following behavior.
	T, T, T, NT, NT, T, T, T, NT, NT, T ( where NT –branch Not Taken & T – branch Taken).
	How many miss predictions are seen if the initial state is strongly taken for a 2 bit
	prediction?
	Answer:
	Given behavior :
	T, T, T, NT, NT, T, T, NT, NT, T
	Initial State: Strongly Taken (T).
	Outcome:

T T T T NT NT T T T NT

No of miss predictions are: 7

2 marks

2 marks

		SRN										
3	a)	A computer system with a word length of 32 bits has a 64MB byte-addressable main	06									
	'	memory and a 128KB; 4-way set associative cache memory with a block size of 2048										
		bytes.										
		i. Determine the block number of the address (546888) <sub>10</sub> and find the set number in										
		the cache memory and the tag bits.										
		ii. Compute the total number of bits required for a direct mapped cache?										
		Answer:										
		i. Word Length = 32 bits = 4 bytes.										
		Block Size = 2048 bytes = 512 words.										
		Main Memory Capacity = 64MB requires – 26bits as address bits										
		Cache size = 128KB = 32K words.										
		Total number of blocks in cache = 32 x 2^10 / 512 = 64 blocks										
		Number of sets in Cache = 64/4 = 16 - 1 mark.										
		i. Black Number in main many 546000 / 2040 265										
		i. Block Number in main memory = <b>546888 / 2048 = 267. SET number in cache memory = 267 % 16 = 11</b> - <b>1 mark.</b>										
		Number of TAG Bits = 13 - 1 mark.										
		←										
		TAG SET WORD										
		13 4 9										
		ii. The total number of bits required for a direct mapped cache:										
		←										
		TAG BLOCK WORD										
		13 6 9										
		Total number of bits required for Cache is (dirty bit + valid bit = 2 x 64 = 128bits)										
		-> 2048 x 8+ 64 x 13 + 128 = 17344 bits - 1 mark										
	b)	Assume cache memory of 16KB with a block size of 512 bytes. If the hit time is 1 08ns	04									
	וט	Assume cache memory of 16KB with a block size of 512 bytes. If the hit time is 1.08ns and miss rate is 3.4%, what is the average memory access time if the system has 90										
		clock cycles overhead and takes 4CC to transfer every 64 bytes from main memory?										
		Answer:										
		Cache Memory Capacity = 16KB. Block size is 512bytes.										
		Hit time = 1.08ns, Miss rate = 3.4%,										
		Miss penalty = Overhead + timetaken for 64bytes transfer x (512 bytes/64)										
		= 90 cc + 4 cc x 8 = <b>122cc. 2 marks</b>										
		AMAT = Hit time + Miss Rate x Miss Penalty.										
		= 1.08ns + 3.4% x 122cc										
		AMAT= 5.228cc 1 marks										
		Assume 1 cc = 1ns 1 mark if attempted										

	SRN
c)	Consider a scenario of multilevel cache memory system. It is given that the write policies of L1 and L2 cache memory are write-back policy and write through policy respectively. Describe the procedure of handling L1 write miss considering the component involved and the possibility of replacing a dirty block.
	Answer: Step1. L1 generates a miss that goes to L2 cache. Step2. Since L1 has write back policy, dirty bit is set as per given data.
	Cton? Assume 12 has the block that needs to be written to 11 seebs

Step3. Assume L2 has the block that needs to be written to L1 cache.

But, L1 block dirty bit is set, it has to be copied to the L2 cache, but buffer is not available in L1 cache. Hence it has to write to L2 cache.

On writing to L2 cache, it also undates in the main memory because of write

On writing to L2 cache, it also updates in the main memory because of write through policy of L2 cache.

05

Step4. Once, it is updated, the requested block from L2 cache is copied on L1 cache.

Each step1,2,4 carries 1 mark +step3 carries 2 marks.

CDN						
SRN						1
0111						i 1

d) Consider a memory system that has 512 byte cache with 64 byte blocks. Assume that the main memory is 2KB large. Main memory has 64 byte blocks: M0, M1, M2, M3,....M31. The figure below sketches the memory blocks that can reside in different cache blocks if the cache was fully associative.

Cache block	Set #	Associativit y	Memory Block
0	0	0	M0, M1, M2, M31
1	0	1	M0, M1, M2,M31
••••	0	•••	••••
7	0	7	M0, M1, M2, M31

Show the contents of the table if cache is organized as

## i. Direct Mapped Cache

2 marks

Cache block	Set #	Associativit y	Memory Block
0	0	0	M0, M8, M16, M24
1	1	0	M1, M9, M17, M25
2	2	0	M2, M10, M18, M26
3	3	0	M3, M11, M19, M27
4	4	0	M4, M12, M20, M28
5	5	0	M5, M13, M21, M29
6	6	0	M6, M14, M22, M30
7	7	0	M7, M15, M23, M31


## ii. 4 –Way Set Associative Cache.

3 marks

Cache block	Set #	Associativit y	Memory Block
0		4	M0, M8, M16, M24
1	0	4	M2, M10, M18, M26
2	U	4	M4, M12, M20, M28
3		4	M6, M14, M22, M30
4		4	M1, M9, M17, M25
5	1	4	M3, M11, M19, M27
6	1	4	M5, M13, M21, M29
7		4	M7, M15, M23, M31

4	a)	Consider the following data		06							
		What are the observations with respect to cache size and block size based of Justify. Discuss with respect to AMAT as well.	n miss rate?								
		Answer: 1.5 x 4	4 =6.0 marks								
		<ol> <li>As cache size increases, miss rate reduces.</li> <li>As cache block size increases, miss rate reduces but increases later on dimisses.</li> </ol>	ue to capacity								
		3. Computing AMAT: Smaller block size has larger AMAT while larger b lesser AMAT.	lock size has								
		4. Smaller Cache size with larger block size has larger AMAT and larger cache size has lesser AMAT.	block size and								
	<b>b</b> )	Consider a system that has 64 bit logical address and 41 bit physical addressize is 16KB and the TLB with direct mapped cache can store 512 entries, number of tag bits required for  i. 16KB - L1 cache with a block size of 128 words.	. •	04							
		ii. 16MB L2 – cache with a block size of 128 words  Answer:  i.	2 marks								
		←41 bits - Physical Address	→								
		TAG - 27 bits BLOCK - 7 bits WORD - 7 bit									
		ii. ←41 bits - Physical Address	2 marks								
		←	S								
	c)	When an interrupt is detected, the status register is saved and all but the highest priority interrupt is disabled. Why low priority interrupts disabled? Why is the status register saved prior to disabling interrupts?									
		Answer:  Devices connected to the processor capable to generate interrupts can int processor. To ensure good functionality of the devices and to resolve mult simultaneous interrupts are used. To give priority for high priority devices, interrupts are disabled.	iple and								
		To resume the environment after the interrupt service is completed, statusaved.	<b>2 marks</b> us register is								

SRN



	SRN SRN								
<b>c</b> )	Mention the design constraints or issues in a parallel computing system.		04						
	Answer:	1 x 1 mark							
	1. Decomposition or Partitioning								
	2. Mapping								
	3. Communication								
	4. Synchronization								
<b>d</b> )	What are the 3-ways of accelerating applications in GPU system?		08						
	Actual computations are done on the streaming multiprocessors [SM].								
	What are the components of each SM?								
	How many warp schedulers would be in GPU that has 1536 cores?								
	"GPU has better throughput than the speed of a Multicore processor" – Justi	fy.							
	Answer:								
	i. 3 ways of accelerating:								
	1. Libraries 2. Programming Languages 3. Directives.	- 3 marks							
	ii. SM components are: Control units, registers, execution pipelines, caches - 2 marks								
	iii. Warp Schedulers : 2 per SM x (1536 / 32) = 96	- 2 marks							