



PES University, Bengaluru

(Established under Karnataka Act No. 16 of 2013)

UE20CS252

MAY 2022: END SEMESTER ASSESSMENT (ESA) B TECH 4th SEMESTER

UE20CS252 – MICROPROCESSOR AND COMPUTER ARCHITECTURE

Time: 3 Hrs

Answer All Questions

Max Marks: 100

Note: ARM7TDMI – ISA stands for ARM Instruction Set Architecture,
ALP – Assembly Language Program

1	a)	<p>Convert the following pseudo code into an ALP using ARM7TDMI – ISA.</p> <pre>IF([A]==[B]) then C=[A]*[B]; ELSE IF ([B]==[C]) D=[A]-[B]; ELSE E=[A]+[B].</pre> <p>[Note: Use Conditional Execution Instructions].</p> <p>Assume that the registers R1, R2, R3 contain the addresses of memory locations A, B and C respectively.</p> <p>Also, Let registers R6, R7, to carry the contents of memory locations A and B respectively.</p> <p>Answer:</p> <pre>.DATA A: .WORD 10 B: .WORD 20 C: .WORD 0 D: .WORD 0 E: .WORD 0 ; initialization 1 mark .TEXT LDR R1,=A LDR R2,=B LDR R3,=C LDR R4,=D LDR R5,=E LDR R6,[R1] LDR R7,[R2] LDR R11,[R3] ; first IF - 2marks CMP R6,R7 MULEQ R8,R6,R7 STREQ R8,[R3] ; second IF – 2 marks CMPNE R7,R8 SUBEQ R9,R6,R7 ; ELSE - 1 mark ADDNE R10,R6,R7 SWI 0X011 .END</pre>	06
---	----	--	----

b)

The code snippet given below performs matrix multiplication. Complete the code by writing the missing instructions.

06

Answer:

.DATA

A: .WORD 1,2,3,4,5,6,7,8,9

B: .WORD 1,2,3,4,5,6,7,8,9

C: .WORD 0,0,0,0,0,0,0,0,0

.TEXT

LDR R0,=A

LDR R1,=B

LDR R2,=C

MOV R3,#0

MOV R4,#0

MOV R10,#3

MOV R8,#0

LOOP1:MLA R11,R3,R10,R8 ; 2

marks

MOV R11,R11,LSL #2

LDR R5,[R0,R11]

MLA R12,R8,R10,R4 ; 2 marks

MOV R12,R12,LSL #2

LDR R6,[R1,R12]

MUL R11,R5,R6

ADD R9,R9,R11

ADD R8,R8,#1

CMP R8,#3

BNE LOOP1

marks

MLA R12,R3,R10,R4 ; 2

MOV R12,R12,LSL #2

STR R9,[R2,R12]

MOV R8,#0

MOV R9,#0

ADD R4,R4,#1

CMP R4,#3

BNE LOOP1

MOV R4,#0

ADD R3,R3,#1

CMP R3,#3

BNE LOOP1

SWI 0X011

.END

// Students might have used other
//registers. Please check the logic
//accordingly.

04

.END

04

.END

31	28	27	25	24	23	
Cond		101		L	offset	

(E A F F F F F 8)₁₆

2	a)	<p>Consider five stage pipeline architecture of a processor. Assume that the individual stages of the data path have the following latencies. IF – 300ps, ID – 400ps, EX – 350ps, MEM – 500ps and WB – 100ps. What is the clock cycle time in a pipelined and non-pipelined processor? If there are 50 instructions compute the ratio of non pipelined to pipelined processors.</p> <p>Answer:</p> <p>Non-pipelined Processor latency : ; 2 marks</p> <p>Time taken = (IF + ID + EX + MEM + WB) = 300+400+350+500+100 = 1650ps.</p> <p>For 50 instructions: Kstage* Tc* n Instructions</p> <p style="padding-left: 40px;">= 5 x 500 x 50 = 125000 ps</p> <p>Pipelined Processor Latency: ; 2 marks</p> <p>Time taken = MAX(300,400,350,500,100) x No. of stages</p> <p style="padding-left: 40px;">= 500 x 5 = 2500ps.</p> <p>For 50 instructions : Kstage * 1 instruction *Tc + (n-1)* Tc</p> <p style="padding-left: 40px;">= 5 x 1 x 500 + (49) 500 = 27000 ps.</p> <p>Ratio of Non pipelined to pipelined processors = 125000 / 27000 = 4.63 times.</p>	04
---	----	---	----

b) Examine how data dependencies affect execution in the basic 5-stage pipeline processor. The execution of the branch instruction happens in the execute stage.

LW \$1, 40(\$6)
ADD \$6, \$2, \$2
SW \$6, 50(\$1)

i. Assuming there is no forwarding in this pipelined processor,
 Indicate the hazards and add NOP instructions to eliminate the same.

ii. Assuming there is full forwarding,
 Indicate the hazards and add NOP instructions to eliminate the same.

Show the same using pipeline execution diagrams.

Answer: **4 Marks**

i. case 1:

Instruction	IF	ID	EX	MEM	WB
LW \$1, 40(\$6)					
ADD \$6, \$2, \$2					
SW \$6, 50(\$1)					

Using NOPs the instruction sequence is as follows:

Instruction	IF	ID	EX	MEM	WB
LW \$1, 40(\$6)					
ADD \$6, \$2, \$2					
NOP					
NOP					
SW \$6, 50(\$1)					

ii. case2 (Forwarding results in no bubble states). **2 Marks**

Instruction	IF	ID	EX	MEM	WB
LW \$1, 40(\$6)					
ADD \$6, \$2, \$2					
SW \$6, 50(\$1)					

c) Consider the following sequence of instructions.

```
LABEL1: LW    $1, 40 ($6)
          BEQ   $2, $3, LABEL2 ; branch taken
          ADD   $1, $6, $4
LABEL2: BEQ   $1, $2, LABEL1 ; branch not taken
          SW    $2, 20 ($4)
          AND   $1, $1, $4
```

i. Draw the pipeline execution diagram for the code assuming there are no delay slots and the branches execute in the EX stage.

ii. Draw the pipeline execution diagram for the code assuming delay slots are used and branch instructions are executed in the ID stage.

NOTE: \$1,\$2, \$3, indicates register1, register2, register3 respectively and so on.

Answer:**Case i.****2 marks**

LABEL1: LW \$1, 40 (\$6) IF ID EX MEM WB
 BEQ \$2, \$3, LABEL2 ; BT IF ID EX MEM WB
ADD \$1, \$6, \$4 IF ID FLUSHES.....
 (dependency is seen)
 LABEL2: BEQ \$1, \$2, LABEL1 ; BNT IF ID EX MEM WB
 SW \$2, 20 (\$4) IF ID EX MEM WB
 AND \$1, \$1, \$4 IF ID EX MEM WB

Case ii.**2 marks**

LABEL1: LW \$1, 40 (\$6) IF ID EX MEM WB
 BEQ \$2, \$3, LABEL2 ; BT IF ID EX MEM WB
AND \$1, \$1, \$4 IF ID EX MEM WB
 ADD \$1, \$6, \$4 IF ID EX MEM WB
 (safe instruction is written after branch taken avoids flushing)
 LABEL2: BEQ \$1, \$2, LABEL1 ; BNT IF ID EX MEM WB
 SW \$2, 20 (\$4) IF ID EX MEM WB

Explanation : 2 marks**d)**

Consider a program with the following behavior.

T, T, T, NT, NT, T, T, T, T, NT, NT, T (where NT –branch Not Taken & T – branch Taken).

How many miss predictions are seen if the initial state is strongly taken for a 2 bit prediction?

Answer:

Given behavior :

T, T, T, NT, NT, T, T, T, T, NT, NT, T

Initial State: Strongly Taken (T).

Outcome:

T T T T T NT NT T T T T NT

2 marks**No of miss predictions are: 7****2 marks****04**

3	<p>a) A computer system with a word length of 32 bits has a 64MB byte-addressable main memory and a 128KB; 4-way set associative cache memory with a block size of 2048 bytes.</p> <p>i. Determine the block number of the address $(546888)_{10}$ and find the set number in the cache memory and the tag bits.</p> <p>ii. Compute the total number of bits required for a direct mapped cache?</p> <p>Answer:</p> <p>i. Word Length = 32 bits = 4 bytes.</p> <p>Block Size = 2048 bytes = 512 words.</p> <p>Main Memory Capacity = 64MB requires – 26bits as address bits</p> <p>Cache size = 128KB = 32K words.</p> <p>Total number of blocks in cache = $32 \times 2^{10} / 512 = 64$ blocks</p> <p>Number of sets in Cache = $64/4 = 16$ - 1 mark.</p> <p>i. Block Number in main memory = $546888 / 2048 = 267$. - 1 mark.</p> <p>SET number in cache memory = $267 \% 16 = 11$ - 1 mark.</p> <p>Number of TAG Bits = 13 - 1 mark.</p> <div style="text-align: center;"> $\leftarrow \text{-----} 26 \text{-----} \rightarrow$ <table> <tr> <td>TAG</td> <td>SET</td> <td>WORD</td> </tr> <tr> <td>13</td> <td>4</td> <td>9</td> </tr> </table> </div> <p>ii. The total number of bits required for a direct mapped cache:</p> <div style="text-align: center;"> $\leftarrow \text{-----} 26 \text{-----} \rightarrow$ <table> <tr> <td>TAG</td> <td>BLOCK</td> <td>WORD</td> </tr> <tr> <td>13</td> <td>6</td> <td>9</td> </tr> </table> </div> <p>Total number of bits required for Cache is (dirty bit + valid bit = $2 \times 64 = 128$bits)</p> <p>-> $2048 \times 8 + 64 \times 13 + 128 = 17344$ bits - 1 mark</p>	TAG	SET	WORD	13	4	9	TAG	BLOCK	WORD	13	6	9	06
TAG	SET	WORD												
13	4	9												
TAG	BLOCK	WORD												
13	6	9												
	<p>b) Assume cache memory of 16KB with a block size of 512 bytes. If the hit time is 1.08ns and miss rate is 3.4%, what is the average memory access time if the system has 90 clock cycles overhead and takes 4CC to transfer every 64 bytes from main memory?</p> <p>Answer:</p> <p>Cache Memory Capacity = 16KB. Block size is 512bytes.</p> <p>Hit time = 1.08ns, Miss rate = 3.4%,</p> <p>Miss penalty = Overhead + timetaken for 64bytes transfer x (512 bytes/64)</p> <p>= $90 \text{ cc} + 4 \text{ cc} \times 8 = 122\text{cc}$. 2 marks</p> <p>AMAT = Hit time + Miss Rate x Miss Penalty.</p> <p>= $1.08\text{ns} + 3.4\% \times 122\text{cc}$</p> <p>AMAT= 5.228cc 1 marks</p> <p>Assume 1 cc = 1ns. - 1 mark if attempted</p>	04												

c)	<p>Consider a scenario of multilevel cache memory system. It is given that the write policies of L1 and L2 cache memory are write-back policy and write through policy respectively. Describe the procedure of handling L1 write miss considering the component involved and the possibility of replacing a dirty block.</p> <p>Answer:</p> <p>Step1 . L1 generates a miss that goes to L2 cache.</p> <p>Step2. Since L1 has write back policy, dirty bit is set as per given data.</p> <p>Step3. Assume L2 has the block that needs to be written to L1 cache. But, L1 block dirty bit is set, it has to be copied to the L2 cache, but buffer is not available in L1 cache. Hence it has to write to L2 cache. On writing to L2 cache, it also updates in the main memory because of write through policy of L2 cache.</p> <p>Step4. Once, it is updated, the requested block from L2 cache is copied on L1 cache.</p> <p>Each step1,2,4 carries 1 mark +step3 carries 2 marks.</p>	05
----	---	----

- d)** Consider a memory system that has 512 byte cache with 64 byte blocks. Assume that the main memory is 2KB large. Main memory has 64 byte blocks: M0, M1, M2, M3,...M31. The figure below sketches the memory blocks that can reside in different cache blocks if the cache was fully associative. **05**

Cache block	Set #	Associativit y	Memory Block
0	0	0	M0, M1, M2, ..M31
1	0	1	M0, M1, M2,...M31
....	0
7	0	7	M0, M1, M2, ..M31

Show the contents of the table if cache is organized as

i. Direct Mapped Cache

2 marks

Cache block	Set #	Associativit y	Memory Block
0	0	0	M0, M8, M16, M24
1	1	0	M1, M9, M17, M25
2	2	0	M2, M10, M18, M26
3	3	0	M3, M11, M19, M27
4	4	0	M4, M12, M20, M28
5	5	0	M5, M13, M21, M29
6	6	0	M6, M14, M22, M30
7	7	0	M7, M15, M23, M31

ii. 4 –Way Set Associative Cache.

3 marks

Cache block	Set #	Associativit y	Memory Block
0		4	M0, M8, M16, M24
1		4	M2, M10, M18, M26
2	0	4	M4, M12, M20, M28
3		4	M6, M14, M22, M30
4		4	M1, M9, M17, M25
5		4	M3, M11, M19, M27
6	1	4	M5, M13, M21, M29
7		4	M7, M15, M23, M31

4	a)	<p>Consider the following data</p> <p>What are the observations with respect to cache size and block size based on miss rate? Justify. Discuss with respect to AMAT as well.</p> <p>Answer: 1.5 x 4 =6.0 marks</p> <ol style="list-style-type: none">1. As cache size increases, miss rate reduces.2. As cache block size increases, miss rate reduces but increases later on due to capacity misses.3. Computing AMAT: Smaller block size has larger AMAT while larger block size has lesser AMAT.4. Smaller Cache size with larger block size has larger AMAT and larger block size and cache size has lesser AMAT.	06						
	b)	<p>Consider a system that has 64 bit logical address and 41 bit physical address. If the page size is 16KB and the TLB with direct mapped cache can store 512 entries, determine the number of tag bits required for</p> <ol style="list-style-type: none">i. 16KB - L1 cache with a block size of 128 words.ii. 16MB L2 – cache with a block size of 128 words <p>Answer: 2 marks</p> <p>i.</p> <div><div>←-----41 bits - Physical Address-----→</div><table><tr><td>TAG - 27 bits</td><td>BLOCK - 7 bits</td><td>WORD - 7 bits</td></tr></table></div> <p>ii. 2 marks</p> <div><div>←-----41 bits - Physical Address-----→</div><table><tr><td>TAG - 17 bits</td><td>BLOCK - 17 bits</td><td>WORD - 7 bits</td></tr></table></div>	TAG - 27 bits	BLOCK - 7 bits	WORD - 7 bits	TAG - 17 bits	BLOCK - 17 bits	WORD - 7 bits	04
TAG - 27 bits	BLOCK - 7 bits	WORD - 7 bits							
TAG - 17 bits	BLOCK - 17 bits	WORD - 7 bits							
	c)	<p>When an interrupt is detected, the status register is saved and all but the highest priority interrupt is disabled.</p> <p>Why low priority interrupts disabled?</p> <p>Why is the status register saved prior to disabling interrupts?</p> <p>Answer: 2 marks</p> <p>Devices connected to the processor capable to generate interrupts can interrupt the processor. To ensure good functionality of the devices and to resolve multiple and simultaneous interrupts are used. To give priority for high priority devices, low priority interrupts are disabled .</p> <p style="text-align: right;">2 marks</p> <p>To resume the environment after the interrupt service is completed, status register is saved.</p>	04						

	d)	<p>Direct memory access allows devices to access memory directly rather than working through the CPU. This improves the performance of the peripherals, but adds to complexity to memory system implementations.</p> <ol style="list-style-type: none"> Does CPU relinquish (giveup) control of the memory when DMA is active? For example, can a peripheral simply communicate with the memory directly, avoiding the CPU completely? How will graphics card benefit from DMA? <p>Answer: 3 x 2 marks = 6 marks.</p> <ol style="list-style-type: none"> No. when memory is busy, if CPU is also contending for memory, it will be delayed during the DMA transfer. No. peripherals cannot communicate with memory directly. CPU has to initiate the process, perform the operations by DMA and DMA need to interrupt CPU after completion of the task. Data required by the graphics card will be done by DMA controller based on the instruction of CPU. Thus instead of graphics processor in the graphics card waiting for the data, DMA controller performs the transfer of data without the intervention of the CPU. However, data transfer will be done under the control of CPU. 	06
5	a)	<p>Consider the operation of finding the dot product of 2 vectors as mentioned below: Let $a=[a_1, a_2, a_3, \dots, a_n]$ and $b=[b_1, b_2, b_3, \dots, b_n]$ is defined as $\sum a_i b_i = a_1 b_1 + a_2 b_2 + a_3 b_3 + \dots + a_n b_n$. Realize the problem to be solved on parallel computing system. Write the loops using pseudo code. The value of n is 100K. You may need 2 levels of computation.</p> <p>Answer:</p> <ol style="list-style-type: none"> Compute the product of the corresponding values of a_i and b_i in parallel. 2 marks Let's say - $\rightarrow a_1 b_1 = C_1, a_2 b_2 = C_2, a_3 b_3 = C_3, \dots, a_n b_n = C_n$. Compute the sum of the partial products in parallel. 2 marks $C_1 + C_2 + C_3 + \dots + C_n$. 	04
	b)	<p>Consider a parallel computing system with 128 processors.</p> <ol style="list-style-type: none"> Compute the speedup if the code has 15% serial processing. Compute the scaled speedup if the code can be 95% parallelized. { Hint: Use Amdahl's and Gustafson's Laws formulae appropriately}. <p>Speedup = $1 / (1 - F) + (F / N)$. Where F is proportion of parallel computation = $1 / (1 - 0.85) + (0.85 / 128) = \mathbf{6.34}$. - 2 marks</p> <p>If parallelization is increased to 95%, then, Scaled Speedup = $N - (N - 1) * S$ where N - the number of processors and S- proportion of serial computing. = $128 - (128 - 1) * 0.05$ = 121.65 - 2 marks</p>	04

c)	<p>Mention the design constraints or issues in a parallel computing system.</p> <p>Answer: - 4 x 1 mark</p> <ol style="list-style-type: none"> 1. Decomposition or Partitioning 2. Mapping 3. Communication 4. Synchronization 	04
d)	<p>What are the 3-ways of accelerating applications in GPU system?</p> <p>Actual computations are done on the streaming multiprocessors [SM].</p> <p>What are the components of each SM?</p> <p>How many warp schedulers would be in GPU that has 1536 cores?</p> <p>“GPU has better throughput than the speed of a Multicore processor” – Justify.</p> <p>Answer:</p> <ol style="list-style-type: none"> 3 ways of accelerating: <ol style="list-style-type: none"> 1. Libraries 2. Programming Languages 3. Directives. – 3 marks SM components are: Control units, registers, execution pipelines, caches - 2 marks Warp Schedulers : 2 per SM x (1536 / 32) = 96 - 2 marks Large number of cores in GPU results in better performance than CPU. – 1 mark. 	08