

PES University, Bangalore (Established under Karnataka Act No. 16 of 2013)

UE16CS253

SRN

END SEMESTER ASSESSMENT (ESA) B.TECH. IV SEMESTER-MAY 2018 UE16CS253- Microprocessor and Computer Architecture

Time: 3 hrs		3 hrs	Answer All Questions Max Max		Max Marks: 1	ks: 100		
	a	Differentiate between microprocessor and micro-controller				4		
	b	Write the conditional code for the following C code snippets.				4		
		i)	ii)	iii)	iv)			
		if(r0<5){	if (r0 > r1) {	if $(r0 != 5)$ then $r1 = r1 + r0 - r2$	if ((r0==r1) && (r2==r3))			
		sub1()}	r2= 5	11 - 11 + 10 - 12	then			
		else{	$r3 = r4 + r5$ }		R4 = r4 + 1			
		sub2()	else r6 = r4 –r5					
	С	I Montion 2			1	-		
		I. Mention 3 way	s of specifying offs	ets in data transfer instru	ctions. Give an example for each	3+2 +2		
		II. Write ARM assembly code to perform the following operation $f = (g + h) - (i + j);$				T Z		
		2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	W. C.	combly code to perform	the energition (O-1)-7 (N)			
		using MUL instru	n the operation r0=r2x7 (Note: without					
	d	The address for t	the memory system	starts from 1000. It is by	yte addressable and follows little endian ring data declaration in ARM memory	5		
	1	organization.	mow the memory i	anocated for the follow	ing data declaration in ARM memory			
		a:.hword 200						
		b:.byte 20,10,60						
		c:.hword 30						
		d:.hword 100						
		e:.word 600						
	a	Perform Multipli	cation of following		shifter. Give an example for each.	1+2		
	b	I) 2^n	II) 2^n+1	III) 2^n-1		+2		
100		What are the handshaking signals used by ARM and its coprocessor for execution of coprocessor instructions?						
	С	Define software i	nterrupt? Mention of	lifferent software interru	pts available in ARM with their	6		
		purpose						
	d	No. of the second secon	oding format of dat	a processing instruction		6		
		31 28 27 26 25		16 15 12 11	0			
		cond 00 #	opcode S Rr	Rd c	perand 2			
		Identify the instru		hovodocimal revesa				
		I. E0532008	II. E3A0200A	hexadecimal representat III. 10844005	ion of the instructions			
				tion codes and opcodes				
				1101, GT=1100,LT=101	1			
					. CMP=1010,EOR=0001,MOV=1101			
	a	Major functional	units are used in dif	ferent cycles. Hence, ov	erlapping the execution of multiple	6		
		instructions intro	duces relatively few	conflicts. How these co	nflicts are resolved?			
1	5000	Write the pipeline	e stages to execute I	High Level Language sta	atement A=B+C where A,B,C are mem-	5+1		
	h		THE PROPERTY AND ADDRESS OF THE PROPERTY OF THE PARTY OF					
	b	ory locations. Ho line stages)	ow many stalls are in	ntroduced.(Note: Write A	Assembly code For MIPS to draw pipe-			

	_	SRN						
ı	(Given a sequence of instructions below for MIPS architecture. Considering	6					
		EX-stage for Load / Store operations takes 1 clock cycle (EX):						
		EX-stage for ADD or SUB operations takes 1 clock cycle						
		EX-stage for MUL operation takes 3 clock cycles						
		EX-stage for DIV operation takes 4 clock cycles						
		LW R6, 20(R5)						
ĺ		LW R2, 28(R5)						
		MUL R0,R2,R4						
		SUB R8,R6, R3						
		DIV R10,R0,R6						
		ADD R6, R8,R2						
		SW R8, 50(R5)	1					
		I. What kind of hazards are between following instructions i) LW R2, 28(R5) and MUL R0,R2,R4						
		ii) DIV R10,R0,R6 and ADD R6, R8,R2						
		iii) MUL R0,R2,R4 and SW R8, 50(R5)	20					
		II. What kind of Data hazards are between the following instructions						
		1) MUL R0,R2,R4 and DIV R10.R0.R6						
		ii) DIV R10,R0,R6 and ADD R6, R8,R2						
	$\frac{1}{d}$	iii) MUL R0,R2,R4 and SW R8, 50(R5)						
		Why a designer allows structural hazard?	2					
4	T_							
4	a	What are the most commonly used write strategies when the processor executes a write cycle?	6					
	b							
		When a new data is to be placed in the cache, a decision must be taken to place in it. What are the	3					
	C	policies are available to place new data in the cache when there is no free block available for placing						
		Which cache optimization technique used in the following	5					
		I. Increase Cache Capacity to reduce capacity misses.						
		II. Global cache miss rate should be used when evaluating second level caches						
		III. This optimization serves reads before writes have been completed.						
		IV. Higher associativity to reduce miss rate						
		V. Avoiding Address Translation during Indexing of the Cache to Reduce Hit Time						
	d	d Assume the memory system takes 80 clock cycles of overhead and then delivere 10 but						
		clock cycles. That is, it can supply in Dyles in 82 clock cycles 32 bytes in 94 clock cycles.						
		on What is the average memory access time for block size of 256 and cache size of 256K?						
		Cache size	70					
		#Hock size 4K 16K 64K 256K 16 8.57% 3.94% 2.04% 1.09%						
		32 7.24% 2.87% 1.35% 0.70%						
		64 7,00% 2,64% 1,06% 0,51% 128 7,78% 2,77% 1,05% 0,49%						
		256 9.51% 3.29% (1.15% 0.49%						
		Figure 4d shows various cache, block sizes and miss rate						
		2 2gare na shows various cache, block sizes and miss rate						
	a	If a cache has a capacity of 16 kB and a block size of 128 bytes, find how many sets does the cache						
5		have if it is 2-way, 4-way, or 8-way set-associative.	6					
)	b	What are the factors and hill do his side	4					
	С	What are the modes in which processor executes the instructions and also specify their purpose						
	d	What are the classes of parallelism in applications and also specify their purpose						
-	لــا	What are the classes of parallelism in applications and architecture of a super scalar processor?	6					