```
Library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC UNSIGNED;
use work.custom pack.all;
use IEEE.NUMERIC STD.ALL;
entity CU is
Generic(d w: integer := 4);
Port (
opr1: in std logic vector(d w-1 downto 0);
opr2: in std logic vector(d w-1 downto 0);
Sel: in std logic vector(4 downto 0);
res: out std logic vector(d w-1 downto 0));
end CU;
architecture Behavioral of CU is
begin
CU proc : process(opr1,opr2,Sel)
variable T:std logic vector(2*d w-1 downto 0);
begin
case Sel is
when "00001"\Rightarrow res \iff opr1 and opr2;
when "00010"=> res <= opr1 or opr2;
when "00011"=> res <= opr1 nand opr2;
when "00100"=> res <= opr1 nor opr2;
when "00101"=> res \leq opr1 xor opr2;
when "00110"=> res \leftarrow opr1 xnor opr2;
when "00111"=> res <= std logic vector(unsigned(opr1) +
unsigned(opr2));
when "01000"=> res <= std logic vector(unsigned(opr1) -
unsigned(opr2));
when "01001"=>
T := std logic vector(unsigned(opr1) * unsigned(opr2));
res<=T(d w-1 downto 0);
when "01010"=>
if (opr1>opr2) then
res <= (others => '1');
else
res <= (others => '0');
```

```
end if;
When "01011"=>
if (opr1<opr2) then
res <= (others => '1');
else
res <= (others => '0');
end if;
When "01100"=>
if (opr1=opr2) then
res <= (others => '1');
else
res <= (others => '0');
end if;
When "01101"=>
if (opr1>=opr2) then
res <= (others => '1');
else
res <= (others => '0');
end if;
When "01110"=>
if (opr1<=opr2) then
res <= (others => '1');
else
res <= (others => '0');
end if;
When "01111"=>
if (opr1/=opr2) then
res <= (others => '1');
else
res <= (others => '0');
end if;
when "10000"=>
res <= to stdlogicvector(to bitvector(opr1) sla
to integer(unsigned(opr2)));
when "10001"=>
res <= to stdlogicvector(to bitvector(opr1) sra
to integer(unsigned(opr2)));
```

```
when "10010"=>
res <= to stdlogicvector(to bitvector(opr1) rol
to integer (unsigned (opr2)));
when "10011"=>
res <= to stdlogicvector(to bitvector(opr1) ror
to integer (unsigned (opr2)));
when "10100"=>
res <= to stdlogicvector(to bitvector(opr1) sll
to integer(unsigned(opr2)));
when "10101"=>
res <= to stdlogicvector(to bitvector(opr1) srl
to integer(unsigned(opr2)));
when others =>
res <= (others => 'Z');
end case;
end process;
end Behavioral;
library IEEE;
use IEEE.STD_LOGIC 1164.ALL;
use work.custom pack.all;
entity storageUnit is
generic (d w: integer:= 4);
Port (
 D: in std logic vector(d w - 1 downto 0);
 w en, clk: in std logic;
 Q: out std logic vector(d w - 1 downto 0));
end storageUnit;
architecture Behavioral of storageUnit is
signal stored data: std logic vector(d w - 1 downto 0);
begin
store: process(D, w en, clk)
begin
```

```
if(w en = '1') then
        stored data <= D;
    elsif(w en = '0') then
        Q <= stored data;
    end if;
end if;
end process store;
end Behavioral;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
use work.custom pack.all;
use IEEE.NUMERIC STD.ALL;
entity MUX 4x1 is
Generic(d w: integer := 4);
Port (a1,a2,a3,a4: in std logic vector(dw-1 downto 0);
S: in std logic vector(1 downto 0);
cu Output: inout std logic vector(d w-1 downto 0));
end MUX 4x1;
architecture Behavioral of MUX 4x1 is
begin
Mux 4x1 proc: process(a1,a2,a3,a4,S)
begin
case S is
when "00"=> cu Output <=a1;
when "01"=> cu Output <=a2;
when "10"=> cu Output <=a3;
when "11"=> cu Output <=a4;
when others=> cu Output <="ZZZZ";
end case;
end process;
```

if (rising edge(clk)) then

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use work.custom pack.all;
entity storageUnit Operation is
generic (d w: integer:= 5);
Port (
 D: in std logic vector(d w - 1 downto 0);
 w en, clk: in std logic;
 Q: out std logic vector(d w - 1 downto 0));
end storageUnit Operation;
architecture Behavioral of storageUnit Operation is
signal stored data: std logic vector(d w - 1 downto 0);
begin
store: process(D, w en, clk)
begin
if (rising edge(clk)) then
    if(w en = '1') then
        stored data <= D;
   elsif(w en = '0') then
        Q <= stored data;</pre>
    end if;
end if;
end process store;
end Behavioral;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use work.custom pack.all;
entity final is
```

end Behavioral;

```
generic(d w: integer:= 4);
Port (input1, input2: in arr 1d(0 to 3)(d w - 1 downto 0);
cu Output: out arr 2d(0 \text{ to } 3)(0 \text{ to } 3)(d \text{ w} - 1 \text{ downto } 0);
final output: out arr 1d(0 to 3)(d w - 1 downto 0);
Sel: in arr 2d(0 to 3)(0 to 3)(4 downto 0);
mux sel : in arr 2d(0 to 3)(0 to 7)(1 downto 0);
clk: in std logic; w en ina, w en inb, w en in, w en out: in arr 2d b
(0 to 3)(0 to 3));
end final;
architecture Behavioral of final is
signal mux output: arr 2d(0 to 3)(0 to 7)(d w -1 downto 0);
signal A output, B output, Y output, R output: arr 2d(0 to 3)(0 to
3) (d w -1 downto 0);
signal operation: arr 2d(0 to 3)(0 to 3)(4 downto 0);
signal gnd: std logic vector(d w - 1 downto 0):= (others => '0');
begin
--CU(0,0)
Mul: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow input1(0),
a2 => Y \text{ output (3) (0)},
a3 => gnd,
a4 => gnd,
S \Rightarrow mux sel(0)(0)
cu Output => mux output(0)(0));
Mu2: entity work.Mux 4x1(Behavioral)
port map(
a1 => input2(0),
a2 \Rightarrow Y \text{ output } (3) (0),
a3 => gnd,
a4 => gnd,
S \Rightarrow \max sel(0)(1)
cu Output => mux output(0)(1));
Aul: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(0)(0)
w en => w en ina(0)(0),
```

```
clk=>clk,
Q \Rightarrow A \text{ output } (0) (0);
Bul: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(0)(1),
w en => w en inb(0)(0),
clk=>clk,
Q \Rightarrow B \text{ output } (0) (0);
store Op1: entity work.storageUnit Operation(Behavioral)
port map(
D => Sel(0)(0)
w en => w en in(0)(0),
clk=>clk,
Q => operation(0)(0);
CU1: entity work.CU(Behavioral)
port map(
opr1 => A output(0)(0),
opr2 => B output(0)(0),
Sel \Rightarrow operation(0)(0),
res \Rightarrow R output(0)(0));
Yul: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow R \text{ output } (0) (0)
w en => w en out(0)(0),
clk=>clk,
Q \Rightarrow Y \text{ output (0) (0)};
--CU(0,1)
Mu3: entity work.Mux 4x1(Behavioral)
port map(
a1 => input1(1),
a2 => Y_output(0)(0),
a3 => Y output(3)(1),
a4 => qnd
S \Rightarrow \max sel(0)(2)
cu Output => mux output(0)(2));
Mu4: entity work.Mux 4x1(Behavioral)
```

```
port map(
a1 => input2(1),
a2 \Rightarrow Y \text{ output (0) (0)},
a3 = Y \text{ output } (3) (1),
a4 => qnd
S \Rightarrow \max sel(0)(3)
cu Output => mux output(0)(3));
Au2: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(0)(2),
w en => w en ina (0)(1),
clk=>clk,
Q \Rightarrow A \text{ output } (0) (1);
Bu2: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(0)(3),
w en => w en inb (0)(1),
clk=>clk,
Q \Rightarrow B \text{ output } (0) (1);
store Op2: entity work.storageUnit Operation(Behavioral)
port map(
D => Sel(0)(1),
w en => w en in (0)(1),
clk=>clk,
Q => operation(0)(1));
CU2: entity work.CU(Behavioral)
port map(
opr1 => A output(0)(1),
opr2 => B output(0)(1),
Sel \Rightarrow operation(0)(1),
res \Rightarrow R output(0)(1));
Yu2: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow R \text{ output } (0) (1)
w en => w en out(0)(1),
clk=>clk,
Q \Rightarrow Y \text{ output } (0) (1);
```

```
--CU(0,2)
Mu5: entity work.Mux 4x1(Behavioral)
port map(
a1 => input1(2),
a2 \Rightarrow Y \text{ output (0) (0)},
a3 \Rightarrow Y \text{ output } (3) (2),
a4 => gnd, S => mux sel(0)(4),
cu Output => mux output(0)(4));
Mu6: entity work.Mux 4x1(Behavioral)
port map(
a1 => input2(2),
a2 \Rightarrow Y \text{ output } (0) (0),
a3 \Rightarrow Y \text{ output } (3) (2),
a4 => gnd,
S \Rightarrow \max sel(0)(5)
cu Output => mux output(0)(5));
Au3: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(0)(4),
w en => w en ina (0)(2),
clk=>clk,
Q \Rightarrow A \text{ output } (0) (2);
Bu3: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(0)(5),
w en => w en inb(0)(2),
clk=>clk,
Q \Rightarrow B \text{ output } (0) (2);
store Op3: entity work.storageUnit Operation(Behavioral)
port map(
D => Sel(0)(2),
w en => w en in (0)(2),
clk=>clk,
Q => operation(0)(2));
CU3: entity work.CU(Behavioral)
port map(
```

```
opr1 => A output(0)(2),
opr2 => B output(0)(2),
Sel \Rightarrow operation(0)(2),
res \Rightarrow R output(0)(2));
Yu3: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow R \text{ output } (0) (2)
w en => w en out(0)(2),
clk=>clk,
Q \Rightarrow Y \text{ output (0) (2)};
--CU(0,3)
Mu7: entity work.Mux 4x1(Behavioral)
port map(
a1 => input1(3),
a2 => Y output(0)(0),
a3 => Y output(3)(3),
a4 => qnd
S \Rightarrow \max sel(0)(6)
cu Output => mux output(0)(6));
Mu8: entity work.Mux 4x1(Behavioral)
port map(
a1 => input2(3),
a2 \Rightarrow Y \text{ output } (0) (0),
a3 = Y \text{ output } (3) (3),
a4 => gnd,
S \Rightarrow \max sel(0)(7)
cu Output => mux output(0)(7));
Au4: entity work.storageUnit(Behavioral)
port map(D => mux output(0)(6),
w en => w en ina (0)(3),
clk=>clk,
Q \Rightarrow A \text{ output } (0) (3);
Bu4: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(0)(7),
w en => w en inb (0)(3),
```

```
clk=>clk,
Q \Rightarrow B \text{ output } (0) (3);
store Op4: entity work.storageUnit Operation(Behavioral)
port map(
D => Sel(0)(3),
w en => w en in (0)(3),
clk=>clk,
Q => operation(0)(3));
CU4: entity work.CU(Behavioral)
port map(
opr1 => A output(0)(3),
opr2 => B output(0)(3),
Sel \Rightarrow operation(0)(3),
res \Rightarrow R output(0)(3));
Yu4: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow R \text{ output } (0) (3),
w en => w en out (0)(3),
clk=>clk,
Q \Rightarrow Y_output(0)(3);
--CU(1,0)
Mu9: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y output(0)(0),
a2 => gnd,
a3 => qnd
a4 => qnd
S \Rightarrow \max sel(1)(0)
cu Output => mux output(1)(0));
Mu10: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y output(0)(0),
a2 => qnd
a3 => qnd
a4 => gnd,
S \Rightarrow \max sel(1)(1),
```

```
cu Output => mux output(1)(1));
Au5: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(1)(0),
w en => w en ina (1)(0),
clk=>clk,
Q \Rightarrow A \text{ output } (1) (0);
Bu5: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(1)(1),
w en => w en inb (1)(0),
clk=>clk,
Q \Rightarrow B \text{ output } (1) (0);
store Op5: entity work.storageUnit Operation(Behavioral)
port map(
D => Sel(1)(0)
w en => w en in (1)(0),
clk=>clk,
Q => operation(1)(0);
CU5: entity work.CU(Behavioral)
port map(
opr1 => A output(1)(0),
opr2 => B output(1)(0),
Sel \Rightarrow operation(1)(0),
res \Rightarrow R output(1)(0);
Yu5: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow R \text{ output } (1) (0)
w en => w en out (1)(0),
clk=>clk,
Q => Y \text{ output (1) (0))};
--CU(1,1)
Mull: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y output(0)(1),
a2 => Y output(1)(0),
```

```
a4 => qnd
S \Rightarrow \max sel(1)(2)
cu Output => mux output(1)(2));
Mu12: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y \text{ output (0) (1),}
a2 => Y output(1)(0),
a3 => gnd,
a4 => gnd,
S \Rightarrow \max sel(1)(3)
cu Output => mux output(1)(3));
Au6: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(1)(2),
w en => w en ina (1)(1),
clk=>clk,
Q => A output(1)(1);
Bu6: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(1)(3),
w en => w en inb (1)(1),
clk=>clk,
Q \Rightarrow B \text{ output } (1) (1);
store Op6: entity work.storageUnit Operation(Behavioral)
port map(
D => Sel(1)(1),
w en => w en in (1)(1),
clk=>clk,
Q = > operation(1)(1);
CU6: entity work.CU(Behavioral)
port map(
opr1 => A output(1)(1),
opr2 => B output(1)(1),
Sel \Rightarrow operation(1)(1),
res \Rightarrow R output(1)(1));
Yu6: entity work.storageUnit(Behavioral)
```

a3 => gnd,

```
port map(
D \Rightarrow R \text{ output } (1) (1)
w en => w en out (1)(1),
clk=>clk,
Q => Y \text{ output } (1) (1));
--CU(1,2)
Mu13: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y output(0)(2),
a2 => Y output(1)(0),
a3 => qnd
a4 => qnd
S \Rightarrow \max sel(1)(4)
cu Output => mux output(1)(4));
Mu14: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y \text{ output (0) (2)},
a2 => Y output(1)(0),
a3 => gnd,
a4 => gnd,
S \Rightarrow \max sel(1)(5)
cu Output => mux output(1)(5));
Au7: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(1)(4),
w en => w en ina (1)(2),
clk=>clk,
Q \Rightarrow A \text{ output } (1) (2);
Bu7: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(1)(5),
w en => w en inb (1)(2),
clk=>clk,
Q \Rightarrow B \text{ output } (1) (2);
store Op7: entity work.storageUnit Operation(Behavioral)
port map(
```

```
w en => w en in (1)(2),
clk=>clk,
Q => operation(1)(2));
CU7: entity work.CU(Behavioral)
port map(
opr1 => A output(1)(2),
opr2 => B output(1)(2),
Sel \Rightarrow operation(1)(2),
res \Rightarrow R output(1)(2));
Yu7: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow R \text{ output } (1) (2),
w en => w en out (1)(2),
clk=>clk,
Q => Y \text{ output } (1) (2));
--CU(1,3)
Mu15: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y output(0)(3),
a2 => Y output(1)(0),
a3 => qnd
a4 => qnd
S => mux sel(1)(6),
cu Output => mux output(1)(6));
Mu16: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y \text{ output (0) (3),}
a2 => Y output(1)(0),
a3 => gnd,
a4 => gnd,
S \Rightarrow \max sel(1)(7)
cu Output => mux output(1)(7));
Au8: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(1)(6),
```

```
w en => w en ina (1)(3),
clk=>clk,
Q => A \ output(1)(3));
Bu8: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(1)(7),
w en => w en inb (1)(3),
clk=>clk,
Q => B \ output(1)(3));
store Op8: entity work.storageUnit Operation(Behavioral)
port map(
D => Sel(1)(3),
w en => w en in (1)(3),
clk=>clk,
Q => operation(1)(3));
CU8: entity work.CU(Behavioral)
port map(
opr1 => A output(1)(3),
opr2 => B output(1)(3),
Sel \Rightarrow operation(1)(3),
res \Rightarrow R output(1)(3));
Yu8: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow R \text{ output}(1)(3)
w en => w en out (1)(3),
clk=>clk,
Q \Rightarrow Y \text{ output } (1) (3);
--CU(2,0)
Mu17: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y output(0)(0),
a2 => Y output(1)(0),
a3 => qnd
a4 => qnd
S \Rightarrow \max sel(2)(0)
cu Output => mux output(2)(0));
```

```
Mu18: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y output(0)(0),
a2 => Y output(1)(0),
a3 => qnd
a4 => qnd
S \Rightarrow \max sel(2)(1)
cu Output => mux output(2)(1));
Au9: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(2)(0),
w en => w en ina (2)(0),
clk=>clk,
Q \Rightarrow A \text{ output } (2) (0);
Bu9: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(2)(1),
w en => w en inb (2)(0),
clk=>clk,
Q \Rightarrow B \text{ output } (2) (0);
store Op9: entity work.storageUnit Operation(Behavioral)
port map(
D => Sel(2)(0),
w en => w en in (2)(0),
clk=>clk,
Q => operation(2)(0));
CU9: entity work.CU(Behavioral)
port map(
opr1 => A output(2)(0),
opr2 => B output(2)(0),
Sel \Rightarrow operation(2)(0),
res \Rightarrow R output(2)(0));
Yu9: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow R \text{ output } (2) (0)
w en => w en out (2)(0),
clk=>clk,
```

```
Q \Rightarrow Y_output(2)(0);
--CU(2,1)
Mu19: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y output(0)(1),
a2 => Y output(1)(1),
a3 \Rightarrow Y \text{ output } (2) (0),
a4 => gnd,
S \Rightarrow \max sel(2)(2)
cu Output => mux output(2)(2));
Mu20: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y output(0)(1),
a2 => Y output(1)(1),
a3 = Y \text{ output } (2) (0),
a4 => gnd,
S \Rightarrow \max sel(2)(3)
cu Output => mux output(2)(3));
Au10: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(2)(2),
w en => w en ina (2)(1),
clk=>clk,
Q \Rightarrow A \text{ output } (2) (1);
Bul0: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(2)(3),
w en => w en inb (2)(1),
clk=>clk,
Q \Rightarrow B \text{ output } (2) (1);
store Op10: entity work.storageUnit Operation(Behavioral)
port map(
D => Sel(2)(1),
w en => w en in (2)(1),
clk=>clk,
Q => operation(2)(1));
```

```
CU10: entity work.CU(Behavioral)
port map(
opr1 => A output(2)(1),
opr2 => B output(2)(1),
Sel \Rightarrow operation(2)(1),
res \Rightarrow R output(2)(1));
Yu10: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow R \text{ output } (2) (1),
w en => w en out (2)(1),
clk=>clk,
Q => Y \text{ output (2) (1))};
--CU(2,2)
Mu21: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y output(0)(2),
a2 => Y output(1)(2),
a3 \Rightarrow Y \text{ output } (2) (0),
a4 => gnd,
S \Rightarrow \max sel(2)(4)
cu Output => mux output(2)(4));
Mu22: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y output(0)(2),
a2 => Y output(1)(2),
a3 => Y output(2)(0),
a4 => qnd
S \Rightarrow \max sel(2)(5)
cu Output => mux output(2)(5));
Aull: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(2)(4)
w en => w en ina (2)(2),
clk=>clk,
Q \Rightarrow A \text{ output } (2) (2);
Bull: entity work.storageUnit(Behavioral)
```

```
port map(
D \Rightarrow mux output(2)(5),
w en => w en inb (2)(2),
clk=>clk,
Q \Rightarrow B \text{ output } (2) (2);
store Op11: entity work.storageUnit Operation(Behavioral)
port map(
w en => w en in (2)(2),
clk=>clk,
Q => operation(2)(2));
CU11: entity work.CU(Behavioral)
port map(
opr1 => A output(2)(2),
opr2 => B output(2)(2),
Sel \Rightarrow operation(2)(2),
res \Rightarrow R output(2)(2));
Yull: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow R \text{ output (2) (2)}
w en => w en out (2)(2),
clk=>clk,
Q \Rightarrow Y \text{ output } (2) (2);
--CU(2,3)
Mu23: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y output(0)(3),
a2 => Y output(1)(3),
a3 \Rightarrow Y \text{ output } (2) (0),
a4 => gnd, S => mux sel(2)(6),
cu Output => mux output(2)(6));
Mu24: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y output(0)(3),
a2 => Y output(1)(3),
a3 \Rightarrow Y \text{ output } (2) (0),
```

```
S => mux sel(2)(7),
cu Output => mux output(2)(7));
Au12: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(2)(6),
w en => w en ina (2)(3),
clk=>clk,
Q => A output(2)(3));
Bull: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(2)(7),
w en => w en inb (2)(3),
clk=>clk,
Q \Rightarrow B \text{ output } (2) (3);
store Op12: entity work.storageUnit Operation(Behavioral)
port map(
D => Sel(2)(3),
w en => w en in (2)(3),
clk=>clk,
Q => operation(2)(3));
CU12: entity work.CU(Behavioral)
port map(
opr1 => A output(2)(3),
opr2 => B output(2)(3),
Sel \Rightarrow operation(2)(3),
res \Rightarrow R output(2)(3));
Yu12: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow R \text{ output } (2) (3)
w en => w en out (2)(3),
clk=>clk,
Q \Rightarrow Y \text{ output (2) (3))};
--CU(3,0)
Mu25: entity work.Mux 4x1(Behavioral)
port map(
```

a4 => qnd

```
a1 => Y_output(1)(0),
a2 \Rightarrow Y \text{ output } (2) (0),
a3 => gnd,
a4 => gnd,
S \Rightarrow \max sel(3)(0),
cu Output => mux output(3)(0));
Mu26: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y output(1)(0),
a2 \Rightarrow Y \text{ output } (2) (0),
a3 => qnd
a4 => qnd
S \Rightarrow \max sel(3)(1)
cu Output => mux output(3)(1));
Au13: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(3)(0),
w en => w en ina (3)(0),
clk=>clk,
Q \Rightarrow A \text{ output (3) (0)};
Bul3: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(3)(1)
w en => w en inb (3)(0),
clk=>clk,
Q \Rightarrow B \text{ output } (3) (0);
store Op13: entity work.storageUnit Operation(Behavioral)
port map(
D => Sel(3)(0),
w en => w en in (3)(0),
clk=>clk,
Q => operation(3)(0));
CU13: entity work.CU(Behavioral)
port map(
opr1 => A output(3)(0),
opr2 => B output(3)(0),
Sel \Rightarrow operation(3)(0),
```

```
res \Rightarrow R output(3)(0));
Yu13: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow R \text{ output (3) (0)}
w en => w en out (3)(0),
clk=>clk,
Q \Rightarrow Y \text{ output (3) (0)};
--CU(3,1)
Mu27: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y output(1)(1),
a2 => Y output(2)(1),
a3 = Y \text{ output } (3) (0),
a4 => gnd,
S \Rightarrow \max sel(3)(2)
cu Output => mux output(3)(2));
Mu28: entity work.Mux 4x1(Behavioral)
port map(
a1 => Y output(1)(1),
a2 => Y output(2)(1),
a3 = Y \text{ output}(3)(0),
a4 => gnd,
S \Rightarrow \max sel(3)(3)
cu Output => mux output(3)(3));
Au14: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(3)(2),
w en => w en ina (3)(1),
clk=>clk,
Q \Rightarrow A \text{ output (3) (1)};
Bul4: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(3)(3)
w en => w en inb (3)(1),
clk=>clk,
Q \Rightarrow B \text{ output } (3) (1);
```

```
store Op14: entity work.storageUnit Operation(Behavioral)
port map(
w en => w en in (3)(1),
clk=>clk,
Q \Rightarrow operation(3)(1);
CU14: entity work.CU(Behavioral)
port map(
opr1 => A output(3)(1),
opr2 => B output(3)(1),
Sel \Rightarrow operation(3)(1),
res \Rightarrow R output(3)(1));
Yu14: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow R \text{ output (3) (1)},
w en => w en out (3)(1),
clk=>clk,
Q => Y \text{ output (3) (1))};
--CU(3,2)
Mu29: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y \text{ output } (1) (2),
a2 \Rightarrow Y \text{ output } (2) (2),
a3 = Y \text{ output } (3) (0),
a4 => gnd,
S \Rightarrow mux sel(3)(4),
cu Output => mux output(3)(4));
Mu30: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y output(1)(2),
a2 \Rightarrow Y \text{ output } (2) (2),
a3 \Rightarrow Y \text{ output } (3) (0),
a4 => qnd
S \Rightarrow \max sel(3)(5),
cu Output => mux output(3)(5));
Au15: entity work.storageUnit(Behavioral)
```

```
port map(
D \Rightarrow mux output(3)(4),
w en => w en ina (3)(2),
clk=>clk,
Q \Rightarrow A \text{ output (3) (2)};
Bu15: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(3)(5),
w en => w en inb (3)(2),
clk=>clk,
Q \Rightarrow B \text{ output } (3) (2);
store Op15: entity work.storageUnit Operation(Behavioral)
port map(
D =   Sel(3)(2) ,
w en => w en in (3)(2),
clk=>clk,
Q => operation(3)(2));
CU15: entity work.CU(Behavioral)
port map(
opr1 => A output(3)(2),
opr2 => B output(3)(2),
Sel \Rightarrow operation(3)(2),
res \Rightarrow R output(3)(2));
Yu15: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow R \text{ output (3) (2)}
w en => w en out (3)(2),
clk=>clk,
Q \Rightarrow Y \text{ output } (3)(2);
--CU(3,3)
Mu31: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y output(1)(3),
a2 \Rightarrow Y \text{ output } (2) (3),
a3 = Y \text{ output } (3) (0),
a4 => gnd,
```

```
S \Rightarrow mux sel(3)(6)
cu Output => mux output(3)(6));
Mu32: entity work.Mux 4x1(Behavioral)
port map(
a1 \Rightarrow Y output(1)(3),
a2 \Rightarrow Y_output(2)(3),
a3 = Y \text{ output } (3) (0),
a4 => gnd,
S \Rightarrow \max sel(3)(7)
cu Output => mux output(3)(7));
Au16: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(3)(6),
w en => w en ina (3)(3),
clk=>clk,
Q \Rightarrow A \text{ output (3) (3))};
Bul6: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow mux output(3)(7),
w en => w en inb (3)(3),
clk=>clk,
Q \Rightarrow B \text{ output (3) (3))};
store Op16: entity work.storageUnit Operation(Behavioral)
port map(
D =   Sel(3)(3) ,
w en => w en in (3)(3),
clk=>clk,
Q \Rightarrow operation(3)(3));
CU16: entity work.CU(Behavioral)
port map(
opr1 => A output(3)(3),
opr2 => B output(3)(3),
Sel \Rightarrow operation(3)(3),
res \Rightarrow R output(3)(3));
Yu16: entity work.storageUnit(Behavioral)
port map(
D \Rightarrow R \text{ output } (3) (3)
```

```
w_en => w_en_out (3)(3),
clk=>clk,
Q => Y_output(3)(3));

cu_Output <= Y_output;
final_output <= Y_output(1);
end Behavioral;</pre>
```