```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use work.custom pack.all;
use std.env.finish;
entity final tb is
end final tb;
architecture Behavioral of final tb is
constant d w c: integer := 4;
signal input1, input2: arr 1d(0 to 3)(d w c-1 downto 0);
signal Sel: arr 2d(0 to 3)(0 to 3)(4 downto 0);
signal mux sel: arr 2d(0 to 3)(0 to 7)(1 downto 0);
signal cu Output: arr 2d(0 to 3)(0 to 3)(d w c-1 downto 0);
signal clk: std logic:= '0';
signal w en ina, w en inb, w en in, w en out :arr 2d b(0 to 3)(0 to
3);
signal final output: arr 1d(0 to 3)(d w c - 1 downto 0);
begin
dut: entity work.final(Behavioral)
generic map(d w => d w c)
port map(
input1 => input1, input2 => input2, mux sel => mux sel, Sel => Sel,
cu Output => cu Output, final output => final output, clk => clk,
w en in => w en in, w en out => w en out, w en ina => w en ina,
w en inb => w en inb);
clk <= not clk after 5 ns;
process
begin
--RUN 1
input1(0) \le "1010"; input2(0) \le "0100"; input1(1) \le "1101"; input2(1) \le "1
011"; input1(2)<="1010"; input2(2)<="1010"; input1(3)<="1100"; input2(3)
) <="1010";
\max \text{ sel}(0)(0) \le 00; \max \text{ sel}(0)(1) \le 00; \max \text{ sel}(0)(2) \le 01; \max \text{ sel}(0)(2) \le 00
(0) (3) \le 00; mux sel(0) (4) \le 01; mux sel(0) (5) \le 01; mux sel(0) (6) \le 01
="00"; mux sel(0)(7)<="01";
Sel(0)(0) \le "00111"; Sel(0)(1) \le "01000"; Sel(0)(2) \le "00110"; Sel(0)(3) \le "00110"; Sel(0)(3) \le "00110"; Sel(0)(3) \le "00111"; Sel(0)(3) \le "001110"; Sel(0)(3) \le "001111"; Sel(0)(3) \le "001111";
="10011";
```

```
w en ina(0)(0) <= '1';
w en inb(0)(0) <= '1';
w = in(0)(0) <= '1'; wait for 10ns;
w en ina(0)(0) <= '0';
w en inb(0)(0) <= '0';
w en in(0)(0) <= '0';
w en out(0)(0) \le '1'; wait for 20 ns;
w en out(0)(0) <= '0'; wait for 10 ns;
w en ina(0)(1) <= '1';
w en inb(0)(1) <= '1';
w en in(0)(1) <= '1'; wait for 10ns;
w en ina(0)(1) <= '0';
w en inb(0)(1) <= '0';
w en in(0)(1) <= '0';
w en out(0)(1) <= '1'; wait for 20 ns;</pre>
w en out(0)(1) <= '0'; wait for 10 ns;
w en ina(0)(2) <= '1';
w en inb(0)(2) <= '1';
w en in(0)(2) <= '1'; wait for 20 ns;
w en ina(0)(2) <= '0';
w en inb(0)(2) <= '0';
w en in(0)(2) <= '0';
w en out(0)(2) <= '1'; wait for 20 ns;
w en out(0)(2) <= '0'; wait for 10 ns;</pre>
w en ina(0)(3) <= '1';
w en inb(0)(3) <= '1';
w = in(0)(3) \le '1'; wait for 10 ns;
w en ina(0)(3) <= '0';
w en inb(0)(3) <= '0';
w en in(0)(3) <= '0';
w en out(0)(3) <= '1';wait for 20 ns;
w en out(0)(3) <= '0'; wait for 10 ns;</pre>
\max \text{ sel}(1)(0) \le 00; \max \text{ sel}(1)(1) \le 00; \max \text{ sel}(1)(2) \le 01; \max \text{ sel}(1)
(1) (3) \le 00; mux sel(1) (4) \le 01; mux sel(1) (5) \le 00; mux sel(1) (6) \le 00
="01"; mux sel(1)(7)<="01";
Sel(1)(0)<="10010"; Sel(1)(1)<="10100"; Sel(1)(2)<="01110"; Sel(1)(3)<
="01100";
```

```
w en ina(1)(0) <= '1';
w en inb(1)(0) <= '1';
w en in(1)(0) <= '1'; wait for 10ns;
w en ina(1)(0) <= '0';</pre>
w en inb(1)(0) <= '0';
w en in(1)(0) <= '0';
w en out(1)(0) <= '1'; wait for 20 ns;</pre>
w en out(1)(0) <= '0'; wait for 10 ns;</pre>
w en ina(1)(1) <= '1';
w en inb(1)(1) <= '1';
w en in(1)(1) <= '1'; wait for 10ns;
w en ina(1)(1) <= '0';
w en inb(1)(1) <= '0';
w en in(1)(1) <= '0';
w en out(1)(1) <= '0'; wait for 10ns;</pre>
w en ina(1)(2) <= '1';
w en inb(1)(2) <= '1';
w en in(1)(2) <= '1'; wait for 10ns;
w en ina(1)(2) <= '0';
w en inb(1)(2) <= '0';
w en in(1)(2) <= '0';
w en out(1)(2) <= '1'; wait for 20ns;</pre>
w en out(1)(2) <= '0'; wait for 10ns;</pre>
w en ina(1)(3) <= '1';
w en inb(1)(3) <= '1';
w en in(1)(3) <= '1';wait for 10 ns;
w en ina(1)(3) <= '0';
w en inb(1)(3) <= '0';
w en in(1)(3) <= '0';
w en out(1)(3) <= '1';wait for 20 ns;
w en out(1)(3) <= '0'; wait for 10 ns;
\max \text{ sel}(2)(0) \le 00; \max \text{ sel}(2)(1) \le 01; \max \text{ sel}(2)(2) \le 10; \max \text{ sel}(2)
(2) (3) \le 00; mux sel(2) (4) \le 10; mux sel(2) (5) \le 01; mux sel(2) (6) \le 01
="01"; mux sel(2)(7)<="00";
Sel(2)(0)<="00101"; Sel(2)(1)<="10101"; Sel(2)(2)<="00011"; Sel(2)(3)<
="00001";
```

```
w en ina(2)(0) <= '1';
w en inb(2)(0) <= '1';
w en in(2)(0) <= '1'; wait for 10ns;
w en ina(2)(0) <= '0';</pre>
w en inb(2)(0) <= '0';
w en in(2)(0) <= '0';
w en out(2)(0) <= '1'; wait for 20ns;
w en out(2)(0) <= '0';wait for 10ns;
w en ina(2)(1) <= '1';
w en inb(2)(1) <= '1';
w en in(2)(1) <= '1'; wait for 10ns;
w en ina(2)(1) <= '0';</pre>
w en inb(2)(1) <= '0';
w en in(2)(1) <= '0';
w en out(2)(1) <= '1'; wait for 20ns;</pre>
w en out(2)(1) <= '0'; wait for 10ns;</pre>
w en ina(2)(2) <= '1';
w en inb(2)(2) <= '1';
w en in(2)(2) <= '1'; wait for 10ns;
w en ina(2)(2) <= '0';
w en inb(2)(2) <= '0';
w en in(2)(2) <= '0';
w en out(2)(2) <= '1'; wait for 20ns;</pre>
w en out(2)(2) <= '0'; wait for 10ns;</pre>
w en ina(2)(3) <= '1';
w en inb(2)(3) <= '1';
w en in(2)(3) <= '1'; wait for 10 ns;
w en ina(2)(3) <= '0';
w en inb(2)(3) <= '0';
w en in(2)(3) <= '0';
w en out(2)(3) <= '1'; wait for 20 ns;</pre>
w en out(2)(3) <= '0'; wait for 10 ns;
\max \text{ sel}(3)(0) \le "01"; \max \text{ sel}(3)(1) \le "00"; \max \text{ sel}(3)(2) \le "01"; \max \text{
(3) (3) \le 10; mux sel(3) (4) \le 10; mux sel(3) (5) \le 10; mux sel(3) (6) \le 10
="10"; mux sel(3)(7)<="00";
Sel(3)(0)<="10011"; Sel(3)(1)<="01101"; Sel(3)(2)<="01000"; Sel(3)(3)<
="00010";
```

```
w en inb(3)(0) <= '0';
w en in(3)(0) <= '0';
w en out(3)(0) <= '1'; wait for 20ns;
w en out(3)(0) <= '0';wait for 10ns;
w en ina(3)(1) <= '1';
w en inb(3)(1) <= '1';
w en in(3)(1) <= '1'; wait for 10 ns;
w en ina(3)(1) <= '0';
w en inb(3)(1) <= '0';
w en in(3)(1) <= '0';
w en out(3)(1) <= '1'; wait for 20 ns;
w en out(3)(1) <= '0'; wait for 10 ns;
w en ina(3)(2) <= '1';</pre>
w en inb(3)(2) <= '1';
w en in(3)(2) <= '1'; wait for 10 ns;
w en ina(3)(2) <= '0';
w en inb(3)(2) <= '0';
w en in(3)(2) <= '0';
w en out(3)(2) <= '1'; wait for 20 ns;
w en out(3)(2) <= '0'; wait for 10 ns;
w en ina(3)(3) <= '1';
w en inb(3)(3) <= '1';
w en in(3)(3) <= '1'; wait for 10 ns;
w en ina(3)(3) <= '0';
w en inb(3)(3) <= '0';
w en in(3)(3) <= '0';
w en out(3)(3) <= '1'; wait for 20 ns;</pre>
--Run 2
\max \text{ sel}(0)(0) \le 01; \max \text{ sel}(0)(1) \le 01; \max \text{ sel}(0)(2) \le 01; \max \text{ sel}(0)
(0) (3) \le 10; mux sel(0) (4) \le 10; mux sel(0) (5) \le 10; mux sel(0) (6) \le 10
```

w en ina(3)(0) <= '1';

w en inb(3)(0) <= '1';

w en ina(3)(0) <= '0';

w = in(3)(0) <= '1'; wait for 10ns;

```
="10"; mux sel(0)(7)<="01";
Sel(0)(0) \le "00100"; Sel(0)(1) \le "00101"; Sel(0)(2) \le "00011"; Sel(0)(3) \le "00011"; Sel(0)(
="01000";
w en ina(0)(0) <= '1';
w en inb(0)(0) <= '1';
w en in(0)(0) \le '1'; wait for 10ns;
w en ina(0)(0) <= '0';
w en inb(0)(0) <= '0';
w en in(0)(0) <= '0';
w en out(0)(0) <= '1'; wait for 20 ns;
w en out(0)(0) <= '0'; wait for 10 ns;
w en ina(0)(1) <= '1';
w en inb(0)(1) <= '1';
w en in(0)(1) <= '1'; wait for 10ns;
w en ina(0)(1) <= '0';
w en inb(0)(1) <= '0';
w en in(0)(1) <= '0';
w en out(0)(1) <= '1'; wait for 20 ns;</pre>
w en out(0)(1) <= '0'; wait for 10 ns;
w en ina(0)(2) <= '1';
w en inb(0)(2) <= '1';
w en in(0)(2) \le '1'; wait for 20 ns;
w en ina(0)(2) <= '0';</pre>
w = n inb(0)(2) <= '0';
w en in(0)(2) <= '0';
w en out(0)(2) <= '0'; wait for 10 ns;
w en ina(0)(3) <= '1';
w en inb(0)(3) <= '1';
w = in(0)(3) \le '1'; wait for 10 ns;
w en ina(0)(3) <= '0';
w en inb(0)(3) <= '0';
w en in(0)(3) <= '0';
w = 0 + (0)(3) \le '1'; wait for 20 ns;
w en out(0)(3) <= '0'; wait for 10 ns;</pre>
\max \text{ sel}(1)(0) \le 00; \max \text{ sel}(1)(1) \le 00; \max \text{ sel}(1)(2) \le 01; \max \text{ sel}(1)
(1) (3) \le 00; mux sel(1) (4) \le 01; mux sel(1) (5) \le 00; mux sel(1) (6) \le 00
```

```
="01"; mux sel(1)(7)<="00";
Sel(1)(0)<="00111"; Sel(1)(1)<="01100"; Sel(1)(2)<="00110"; Sel(1)(3)<
="01110";
w en ina(1)(0) <= '1';
w en inb(1)(0) <= '1';
w en in(1)(0) <= '1'; wait for 10ns;
w en ina(1)(0) <= '0';
w en inb(1)(0) <= '0';
w en in(1)(0) <= '0';
w en out(1)(0) <= '1'; wait for 20 ns;</pre>
w en out(1)(0) <= '0'; wait for 10 ns;</pre>
w en ina(1)(1) <= '1';</pre>
w en inb(1)(1) <= '1';
w en in(1)(1) <= '1'; wait for 10ns;
w en ina(1)(1) <= '0';
w en inb(1)(1) <= '0';
w en in(1)(1) <= '0';
w en out(1)(1) <= '1'; wait for 20ns;
w en out(1)(1) <= '0'; wait for 10ns;
w en ina(1)(2) <= '1';
w en inb(1)(2) <= '1';
w en in(1)(2) <= '1'; wait for 10ns;
w en ina(1)(2) <= '0';
w en inb(1)(2) <= '0';
w en in(1)(2) <= '0';
w en out(1)(2) <= '1';wait for 20ns;
w en ina(1)(3) <= '1';
w en inb(1)(3) <= '1';
w = in(1)(3) <= '1'; wait for 10 ns;
w en ina(1)(3) <= '0';
w en inb(1)(3) <= '0';
w en in(1)(3) <= '0';
w en out(1)(3) <= '1'; wait for 20 ns;</pre>
w en out(1)(3) <= '0'; wait for 10 ns;</pre>
(2) (3) \le 00; mux sel(2) (4) \le 00; mux sel(2) (5) \le 01; mux sel(2) (6) \le 01
```

```
="01"; mux sel(2)(7)<="00";
Sel(2)(0)<="10010"; Sel(2)(1)<="01011"; Sel(2)(2)<="01000"; Sel(2)(3)<
="00001";
w en ina(2)(0) <= '1';
w en inb(2)(0) <= '1';
w en in(2)(0) \le '1'; wait for 10ns;
w en ina(2)(0) <= '0';
w en inb(2)(0) <= '0';
w en in(2)(0) <= '0';
w en out(2)(0) <= '1'; wait for 20ns;
w en out(2)(0) <= '0'; wait for 10ns;</pre>
w en ina(2)(1) <= '1';</pre>
w en inb(2)(1) <= '1';
w en in(2)(1) <= '1'; wait for 10ns;
w en ina(2)(1) <= '0';
w en inb(2)(1) <= '0';
w en in(2)(1) <= '0';
w en out(2)(1) <= '1'; wait for 20ns;
w en out(2)(1) <= '0';wait for 10ns;
w en ina(2)(2) <= '1';
w en inb(2)(2) <= '1';
w en in(2)(2) <= '1'; wait for 10ns;
w en ina(2)(2) <= '0';</pre>
w en inb(2)(2) <= '0';
w en in(2)(2) <= '0';
w en ina(2)(3) <= '1';
w en inb(2)(3) <= '1';
w = in(2)(3) \le '1'; wait for 10 ns;
w en ina(2)(3) <= '0';
w en inb(2)(3) <= '0';
w en in(2)(3) <= '0';
w en out(2)(3) <= '1'; wait for 20 ns;</pre>
w en out(2)(3) <= '0'; wait for 10 ns;</pre>
(3) (3) \le 10; mux sel(3) (4) \le 10; mux sel(3) (5) \le 10; mux sel(3) (6) \le 10
```

```
="01"; mux sel(3)(7)<="10";
Sel(3)(0)<="01001"; Sel(3)(1)<="10101"; Sel(3)(2)<="10001"; Sel(3)(3)<
="10100";
w en ina(3)(0) <= '1';
w en inb(3)(0) <= '1';
w en in(3)(0) \le '1'; wait for 10ns;
w en ina(3)(0) <= '0';
w en inb(3)(0) <= '0';
w en in(3)(0) <= '0';
w en out(3)(0) <= '1'; wait for 20ns;
w en out(3)(0) <= '0'; wait for 10ns;
w en ina(3)(1) <= '1';
w en inb(3)(1) <= '1';
w en in(3)(1) <= '1'; wait for 10 ns;
w en ina(3)(1) <= '0';
w en inb(3)(1) <= '0';
w en in(3)(1) <= '0';
w en out(3)(1) <= '1'; wait for 20 ns;
w en out(3)(1) <= '0'; wait for 10 ns;
w en ina(3)(2) <= '1';
w en inb(3)(2) <= '1';
w en in(3)(2) <= '1'; wait for 10 ns;
w en ina(3)(2) <= '0';</pre>
w en inb(3)(2) <= '0';
w en in(3)(2) <= '0';
w en out(3)(2) <= '0'; wait for 10 ns;
w en ina(3)(3) <= '1';
w en inb(3)(3) <= '1';
w = in(3)(3) <= '1'; wait for 10 ns;
w en ina(3)(3) <= '0';
w en inb(3)(3) <= '0';
w en in(3)(3) <= '0';
w = 0 + (3)(3) \le '1'; wait for 20 ns;
w en out(3)(3) <= '0'; wait for 20 ns;
```

finish;

end process;
end Behavioral;