

EENG 5560 FINAL PROJECT REPORT

Name: Anushree Chiganipalya Nagaraj (11708317)

Tharun Padmanabha Somashekar (11708316)

Due: 05/02/2024

Table of Contents

Design	3
Block diagrams	3
Overall design	3
Subcomponents	5
Design explanation.....	9
Functionality	9
Results.....	10
Generated Schematics	10
Waveforms	17
Table/Calculations	18
Overall Design	18

Design

Block diagrams

Overall design




Figure 1- Overall component with subcomponents and intermediate signals

Note: In figure 1 for the CU 1 all the ports name are mentioned which is same for the rest of the CUs except for the index.

Overall component:

Parameters: d_w – data width (for inputs and outputs)

Input ports:

Port name	Bit width	Purpose
Input1 (0), Input2 (0), Input1 (1), Input2 (1), Input1 (2), Input2 (2), Input1 (3), Input2 (3)	d_w = 4	Data inputs 1 dimension array data inputs
Sel	5	2-dimension array for selecting operations for CU
Clk, w_en	1	These are used to determine when to read and when to write
Mux_sel	2	2-dimension array for selecting the mux output

Output ports:

Port name	Bit width	Purpose
Final_Output	d_w = 4	1 dimensional array for data output of final cu components
cu_Output	d_w = 4	2-dimensional array for data output of each cu components

Necessary intermediate signals:

Port name	Bit width	Purpose
A_output, B_output, Y_output	d_w = 4	These are 2d arrays we use them to store data and acts as Input to Instantiated CU's
res	d_w = 4	Data output Output from the CU acts as the input to the storage unit.

Subcomponents




Figure 2 – Computational unit

Subcomponent: Computational unit

Input ports:

Port name	Bit width	Purpose
Opr1, opr2	d_w = 4	Data inputs
Sel	5	It selects the operation which will be performed on data inputs

Output ports:

Port name	Bit width	Purpose
res	d_w = 4	Data output

Necessary intermediate signals:

Port name	Bit width	Purpose
R_output	d_w = 4	It is 2d array each element of the array is act as input for storage units

Multiplexer (4x1)




Figure 3 – 4x1 multiplexer

Subcomponent: 4x1 mux

Input ports:

Port name	Bit width	Purpose
a1, a2, a3, a4	d_w = 4	Data inputs
S	2	Select line, selects which of the 4 data inputs to send to data output

Output ports:

Port name	Bit width	Purpose
cu_output	d_w = 4	Data output

Necessary intermediate signals:

Port name	Bit width	Purpose
mux_output	d_w = 4	It is 2d array in which element will act as input for the storage unit




Figure 4 – Storage Unit for AU, BU, YU

Subcomponent: Storage Unit

Input ports:

Port name	Bit width	Purpose
D	d_w = 4	Data inputs
w_en	1	These are used to determine when to read and when to write
clk	1	Used for data synchronization

Output ports:

Port name	Bit width	Purpose
Q	d_w = 4	Data output




Figure 5 – Storage Unit to store Operation

Subcomponent: Storage Unit Operation

Input ports:

Port name	Bit width	Purpose
D	d_w = 5	Data inputs
w_en	1	These are used to determine when to read and when to write
clk	1	Used for data synchronization

Output ports:

Port name	Bit width	Purpose
Q	d_w = 5	Data output

Necessary intermediate signals:

Port name	Bit width	Purpose
Sel	d_w = 5	Selects the operation which needs to be performed by CU. Select line for CU
operation	5	2d array we use it to store operations

Design explanation

Functionality

The top-level design is a CU matrix completed with computation unit, multiplexer, and storage unit networks to handle data routing. Where the Configuration includes:

16 Computational Units (CUs): Key processing elements organized in a 4x4 matrix. They execute input from data and process it for specific purposes. 32 Multiplexers instances of 4x1. 64 Storage units are instantiated among them 48 storage units are of 4 bits used to store the output of multiplexer and used as input for CU units. 16 storage units are of 5 bits instantiated for storing operations which user provides and acts as input for CUs. 4x1 selects the direction of input signals towards CUs and storage units are used to store the data for CUs especially those belonging to a single row.

Detailed Configuration

Computational Units of the Network (4x4 Matrix): 4 CUs are in each row of the matrix. These CUs are then ordered in the raster-scan order and consecutively numbered from CU (0,0) to CU (3,3), where the first index corresponds to the row and the second to the column.

4x1 Multiplexers: There are 32 occurrences of 4x1 MUX. Each of the CUs has a corresponding 4x1 MUX which selects from its various inputs, including external data (first row only) and the first row of CUs will get feedback from the final output which acts as the input to the first row of. Green and pink lines are used for vertical connectivity, green is used to connect from bottom layer (3,0) to above layer (0,0) and pink lines represent the connectivity from above layer (1,0) to below layers (3,0), red lines are used to connect (0,0) to (2,0).

Blue lines are used to connect to horizontal for example (0,0) to (0,1), (0,2), (0,3) All this selection is under the control of specified MUX_SEL lines.

Storage unit: Positioned to deal with each one of the rows of the mux outputs and operations and output for CUs. Each storage units consolidates the outputs from the mux in architecture, facilitating either internal data routing within the matrix or preparing for final output delivery.

Data flow and processing functions Input Handling: The 4x1 multiplexers take care of the inputs by selecting the required data according to the operational requirement of the system at a particular point in time. The multiplexers can be dynamically reconfigured to be either inputs selected from outside sources or from the outputs of other CUs based on processing requirements.


Every computational unit (CU) (Only for the first row) is waiting for the possible feedback from Last row CUs in the matrix and forms the processing chain of data. This interconnection of each CU the output of one serving as input to another provides that a CU may be able to adjust or vary its operations during implementation depending upon the results equipped by its precursor or by parallel units. This will provide an interdependency that will allow complex multi-stage processing strategies. From the above explanation the output of CU will greatly depend on the computed outputs from other CUs in the system improving the functionality and efficiency of the matrix.


Let us consider the first row of the CUs where the CUs will get input from the external and from the final output from the last row CUs as the feedback (Only for the 1st row). Where the 4x1 mux selects the input from the various inputs. Output from mux is given as input to the storage unit (AU & BU) which stores the data in read mode and during the write mode the stored data given as input to the CU and the storage

unit for operation used to store operations which selects operation for the CU (Acts as select line for CU). The output from the CU will be stored in the storage unit (YU) and given as input to the different CUs.

Results

Generated Schematics








Figure 6 – RTL schematic of overall component

The above RTL schematic consists of 16 Computational Units, 32 Multiplexers, 64 storage units among them 48 are 4 bits sized and 16 are 5 bits sized. RTL and block diagram connections are matched and verified.

Where as the 1 CU consists of two of 4x1 muxes and which selects the input among various inputs (For 1st row will get input from external and feedback from the final output). It has 2 storage unit (AU and BU) to store data from muxes and 1 storage unit (Store_op) selects the operation to be performed by the CU. And the output of the CU will get stored in the storage unit (YU).




Figure 7 – Horizontal connectivity

The above shows the horizontal connectivity where the output from the CU1 is stored in the YU1 storage unit which is given as input the muxes (muxes 3,4,5,6,7,8).




Figure 8 – Multi level connectivity




Figure 9 – RTL schematic of CU




Figure 10 – RTL schematic of 4x1 mux




Figure 11 – RTL schematic of Storage unit to store operations




Figure 12 – RTL schematic of Storage unit to store data from multiplexer and CU

Waveforms




Figure 13 - Run 1 Waveforms and values



Figure13 – Run 2 Waveforms and values

Note: On the first day of the demo, we have shown the Run 1 output Since we were getting partial output for Run2. On the other day we have shown the overall output for both Runs.

Table/Calculations

Overall Design

Run1 (0ns to 645ns):

CU#	SourceA	SourceB	A	B	Oper	Calculated Op	Simulated Op	Match
CU1	External	External	1010	0100	ADD	1110	1110	Yes
CU2	CU1	External	1110	1011	SUB	0011	0011	Yes
CU3	CU1	CU1	1110	1110	XNOR	1111	1111	Yes
CU4	External	CU1	1100	1110	ROR	0011	0011	Yes
CU5	CU1	CU1	1110	1110	ROL	1011	1011	Yes
CU6	CU5	CU2	1011	0011	LSL	1000	1000	Yes
CU7	CU5	CU3	1011	1111	LTE	1111	1111	Yes
CU8	CU5	CU5	1011	1011	EQ	1111	1111	Yes
CU9	CU1	CU5	1110	1011	XOR	0101	0101	Yes
CU10	CU9	CU2	0101	0011	LSR	0000	0000	Yes
CU11	CU9	CU7	0101	1111	NAND	1010	1010	Yes
CU12	CU8	CU4	1111	0011	AND	0011	0011	Yes
CU13	CU9	CU5	0101	1011	ROR	1010	1010	Yes
CU14	CU10	CU13	0000	1010	GTE	0000	0000	Yes
CU15	CU7	CU11	1111	1010	SUB	0101	0101	Yes
CU16	CU13	CU8	1010	1111	OR	1111	1111	Yes

Run2(645ns to 1295ns):

CU#	SourceA	SourceB	A	B	Oper	Calculated Op	Simulated Op	Match
CU1	CU13	CU13	1010	1010	NOR	0101	0101	Yes
CU2	CU1	CU14	0101	0000	XOR	0101	0101	Yes
CU3	CU15	CU1	0101	0101	NAND	1010	1010	Yes
CU4	CU16	CU1	1111	0101	SUB	1010	1010	Yes
CU5	CU1	CU1	0101	0101	ADD	1010	1010	Yes
CU6	CU5	CU2	1010	0101	EQ	0000	0000	Yes
CU7	CU5	CU3	1010	1010	XNOR	1111	1111	Yes
CU8	CU5	CU4	1010	1010	LTE	1111	1111	Yes
CU9	CU5	CU1	1010	0101	ROL	0101	0101	Yes
CU10	CU9	CU2	0101	0101	LT	0000	0000	Yes
CU11	CU3	CU7	1010	1111	SUB	1011	1011	Yes

CU12	CU8	CU4	1111	1010	AND	1010	1010	Yes
CU13	CU5	CU9	1010	0101	MULT	0010	0010	Yes
CU14	CU6	CU13	0000	0010	LSR	0000	0000	Yes
CU15	CU7	CU13	1111	0010	ASR	1111	1111	Yes
CU16	CU12	CU13	1010	0010	LSL	1000	1000	Yes

Responsibilities of each team member

We both worked together most of the time, Instantiation part we divided. Although we encountered a lot of errors in testbench we figured it out together. Run 1 manual calculation and testing done by Anushree and Run 2 manual calculation and testing done by Tharun and we verified it together. As for the report part we divided equally.

Timing and Cycles. for all $clk = 5 + 5 = 10$, RUN 1

$cu(0,0)$ (or) $cu1$ [Row 1]

output time $\rightarrow 37.223 \text{ ns} \div 10 = 3.7 \Rightarrow 4 \text{ clock cycles}$

$cu(0,1)$ (or) $cu2$ [Row 1]

output time $\rightarrow 75 \text{ ns} \div 10 = 7.5 = 8 \text{ clock cycles}$

$cu(0,2)$ (or) $cu3$ [Row 1]

output time $\rightarrow 125 \div 10 = 12.5 = 13 \text{ clock cycles}$

$cu(0,3)$ (or) $cu4$ [Row 1]

output time $\rightarrow 165 \div 10 = 16.5 \Rightarrow 17 \text{ clock cycles}$

for Row 1 Complete - $165 \div 10 = 16.5 \text{ cycles}$

$cu(1,0)$ (or) $cu5$ [Row 2]

output time $\rightarrow 205 \div 10 = 20.5 = 21 \text{ clock cycles}$

$cu(1,1)$ (or) $cu6$ [Row 2]

output time $\rightarrow 245 \div 10 = 24.5 = 25 \text{ clock cycles}$

$cu(1,2)$ (or) $cu7$ [Row 2]

output time $\rightarrow 285 \div 10 = 28.5 = 29 \text{ clock cycles}$

$cu(1,3)$ (or) $cu8$ [Row 2]

output time $\rightarrow 325 \div 10 = 32.5 = 33 \text{ clock cycles}$

for Row 2 Complete - $325 \div 10 = 33 \text{ clock cycles}$

$u(2,0) \text{ @ } u_9 \text{ (Row 3)}$

output time $\rightarrow 36\text{K} \div 10 = 36.5 = 37 \text{ clock cycles}$

$u(2,1) \text{ @ } u_{10} \text{ (Row 3)}$

output time $\rightarrow 40\text{K} \div 10 = 40.5 = 41 \text{ clock cycles}$

$u(2,2) \text{ @ } u_{11} \text{ (Row 3)}$

output time $\rightarrow 44\text{K} \div 10 = 44.5 = 45 \text{ clock cycles}$

$u(2,3) \text{ @ } u_{12} \text{ (Row 3)}$

output time $\rightarrow 48\text{K} \div 10 = 48.5 = 49 \text{ clock cycles}$

— Row 3 complete $\Rightarrow 48\text{K} \div 10 = 49 \text{ clock cycles}$

$u(3,0) \text{ @ } u_{13} \text{ (Row 4)}$

output $\rightarrow 52\text{K} \div 10 = 52.5 = 53 \text{ clock cycles}$

$u(3,1) \text{ @ } u_{14} \text{ (Row 4)}$

output $\rightarrow 56\text{K} \div 10 = 56.5 = 57 \text{ clock cycles}$

$u(3,2) \text{ @ } u_{15} \text{ (Row 4)}$

output $\rightarrow 60\text{K} \div 10 = 60.5 = 61 \text{ clock cycles}$

$u(3,3) \text{ @ } u_{16} \text{ (Row 4)}$

output $\rightarrow 64\text{K} \div 10 = 64.5 = 65 \text{ clock cycles}$

— Row 4 complete $= 64\text{K} \div 10 = 65 \text{ clock cycles}$

Timing and Cyclefor all clk = 545
= 10RUN 2

cu(0,0) @ cu 1 [Row1]

output time $\rightarrow 685 \div 10 = 68.5 = 69$ clock cycle

cu(0,1) @ cu 2 [Row1]

output time $\rightarrow 725 \div 10 = 72.5 = 73$ clock cycle

cu(0,2) @ cu 3 [Row1]

output time $\rightarrow 775 \div 10 = 77.5 = 78$ clock cycle

cu(0,3) @ cu 4 [Row1]

output time $\rightarrow 815 \div 10 = 81.5 = 82$ clock cyclefor Row 1 Complete o/p = $815 \div 10 = 82$ clock cycle

cu(1,0) @ cu 5 [Row2]

output time $\rightarrow 855 \div 10 = 85.5 = 86$ clock cycle

cu(1,1) @ cu 6 [Row2]

output time $\rightarrow 895 \div 10 = 89.5 = 90$ clock cycle

cu(1,2) @ cu 7 [Row2]

output time $\rightarrow 90 \times 90$ clock

cu(1,3) @ cu 8 [Row2]

output time $\rightarrow 90 \times 90$ clockfor Row 2 Complete o/p = $895 \div 10 = 89.5 = 90$ clock cycle

$u(2,0)$ @ u_9 (Row 3)

output time. - same result as Run 1

$u(2,1)$ @ u_{10} (Row 3)

output time - same result as Run 1

$u(2,2)$ @ u_{11} (Row 3)

output time - $1095 \div 10 = 109.5 = 110 \text{ cycles}$

$u(2,3)$ @ u_{12} (Row 4)

output time. - $1135 \div 10 = 113.5 = 114 \text{ cycle}$

———— for Row 3 Cmpl 114 clock cycle, 1135 M ————

$u(3,0)$ @ u_{13} (Row 4)

output time - $1175 \div 10 = 117.5 = 118 \text{ cycle}$

$u(3,1)$ @ u_{14} (Row 4)

output time. - same output of Run 1

$u(3,2)$ @ u_{15} (Row 4)

output time $\Rightarrow 1255 \div 10 \Rightarrow 125.5 = 126 \text{ clock cycle}$

$u(3,3)$ @ u_{16} (Row 4)

output time. - $1295 \div 10 \Rightarrow 129.5 = 130 \text{ clock cycle}$

———— for Row 4 Cmpl 130 clock cycle ————