## ECE M216A Project, Fall 2024

## **Group-6 Team Members:**

Zepeng Lin, michaellin02@g.ucla.edu Yudong Zhou, harryary0930@g.ucla.edu Haoxuan Xia, hxia0118@g.ucla.edu

## **Group-6 Performance Summary**

Max f <sub>clk</sub>	<b>Area</b>	Energy	Hold Time Slack
[MHz]	[μm²]	[pJ]	[ps]
5263.158	3146.452181	0.43158044	70




Figure. Architecture block diagram and its key building blocks.

## **Design Highlights:**

- Pre-sorted strip IDs and preset value of 128 for strip 0 to eliminate priority and zero-input handling circuits.
- Reduced energy through clock division and clock gating, minimized the number of intermediate registers to achieve a 24.4% reduction in area and 80.8% in energy.
- Minimized synthetic metric  $\frac{EA}{f}$  to 0.258 at  $f_{clk} = 5.26GHz$  for optimization.