## G.E.R.T : Bootstrapping The Go Runtime For Use On Embedded Systems

by

Yanni Coroneos Submitted to the Department of Electrical Engineering and Computer Science in partial fulfillment of the requirements for the degree of Master of Engineering in Electrical Engineering and Computer Science at the MASSACHUSETTS INSTITUTE OF TECHNOLOGY June 2017 © Massachusetts Institute of Technology 2017. All rights reserved. Department of Electrical Engineering and Computer Science May 18, 2017 Certified by..... Dr. Frans Kaashoek Charles Piper Professor Thesis Supervisor Dr. Christopher Terman

Chairman, Masters of Engineering Thesis Committee

## G.E.R.T : Bootstrapping The Go Runtime For Use On Embedded Systems

by

#### Yanni Coroneos

Submitted to the Department of Electrical Engineering and Computer Science on May 18, 2017, in partial fulfillment of the requirements for the degree of Master of Engineering in Electrical Engineering and Computer Science

#### Abstract

Embedded systems are becoming increasingly complicated due to the emergence of low-power SOC's with multiple cores and complicated virtual memory systems that mirror that of x86, but performant embedded programs are still largely written from scratch in C. This leads to constant re-implementation of schedulers and virtual memory systems which is a waste of time. RealTime Operating Systems (RTOS's) do exist but they impose their own driver models and are written in C, increasing the likely-hood of bugs.

This thesis explores a modified a version of the Go runtime intended to run bare-metal on an ARMv7a system-on-a-chip (SOC) in order to evaluate the effectiveness of using a high-level, type-safe, and garbage collected language for embedded applications. G.E.R.T, the Golang Embedded RunTime, provides the multiprocessor support and basic memory abstractions of a typical RTOS while also freeing the user to leverage the language features of Go in order to develop custom driver models and build more complicated concurrent programs that are easier to reason about than similar ones written in C.

Thesis Supervisor: Dr. Frans Kaashoek

Title: Charles Piper Professor

# Acknowledgments

Not so fast

# Contents

1	$\mathbf{Intr}$	oducti	on	13
	1.1	Motiva	ations for micro-optimization	13
	1.2	Descri	ption of micro-optimization	14
		1.2.1	Post Multiply Normalization	15
		1.2.2	Block Exponent	15
	1.3	Intege	r optimizations	16
		1.3.1	Conversion to fixed point	16
		1.3.2	Small Constant Multiplications	17
	1.4	Other	optimizations	18
		1.4.1	Low-level parallelism	18
		1.4.2	Pipeline optimizations	19
2	Eva	luatior	1	21
	2.1	Usabil	ity Evaluation	22
	2.2	Synthe	etic Timing Evaluation	22
${f A}$	Tab	les		23
$\mathbf{B}$	Figu	ıres		25

# List of Figures

B-1	Armadillo slaying lawyer	25
B-2	Armadillo eradicating national debt	26

# List of Tables

A.1	Armadillos	 												_				23

## Chapter 1

## Introduction

Micro-optimization is a technique to reduce the overall operation count of floating point operations. In a standard floating point unit, floating point operations are fairly high level, such as "multiply" and "add"; in a micro floating point unit ( $\mu$ FPU), these have been broken down into their constituent low-level floating point operations on the mantissas and exponents of the floating point numbers.

Chapter two describes the architecture of the  $\mu$ FPU unit, and the motivations for the design decisions made.

Chapter three describes the design of the compiler, as well as how the optimizations discussed in section 2.2 were implemented.

Chapter four describes the purpose of test code that was compiled, and which statistics were gathered by running it through the simulator. The purpose is to measure what effect the micro-optimizations had, compared to unoptimized code. Possible future expansions to the project are also discussed.

### 1.1 Motivations for micro-optimization

The idea of micro-optimization is motivated by the recent trends in computer architecture towards low-level parallelism and small, pipelineable instruction sets [?, ?]. By getting rid of more complex instructions and concentrating on optimizing frequently used instructions, substantial increases in performance were realized.

Another important motivation was the trend towards placing more of the burden of performance on the compiler. Many of the new architectures depend on an intelligent, optimizing compiler in order to realize anywhere near their peak performance [?, ?, ?]. In these cases, the compiler not only is responsible for faithfully generating native code to match the source language, but also must be aware of instruction latencies, delayed branches, pipeline stages, and a multitude of other factors in order to generate fast code [?].

Taking these ideas one step further, it seems that the floating point operations that are normally single, large instructions can be further broken down into smaller, simpler, faster instructions, with more control in the compiler and less in the hardware. This is the idea behind a micro-optimizing FPU; break the floating point instructions down into their basic components and use a small, fast implementation, with a large part of the burden of hardware allocation and optimization shifted towards compile-time.

Along with the hardware speedups possible by using a  $\mu$ FPU, there are also optimizations that the compiler can perform on the code that is generated. In a normal sequence of floating point operations, there are many hidden redundancies that can be eliminated by allowing the compiler to control the floating point operations down to their lowest level. These optimizations are described in detail in section 2.2.

#### 1.2 Description of micro-optimization

In order to perform a sequence of floating point operations, a normal FPU performs many redundant internal shifts and normalizations in the process of performing a sequence of operations. However, if a compiler can decompose the floating point operations it needs down to the lowest level, it then can optimize away many of these redundant operations.

If there is some additional hardware support specifically for micro-optimization, there are additional optimizations that can be performed. This hardware support entails extra "guard bits" on the standard floating point formats, to allow several

unnormalized operations to be performed in a row without the loss information<sup>1</sup>. A discussion of the mathematics behind unnormalized arithmetic is in appendix ??.

The optimizations that the compiler can perform fall into several categories:

#### 1.2.1 Post Multiply Normalization

When more than two multiplications are performed in a row, the intermediate normalization of the results between multiplications can be eliminated. This is because with each multiplication, the mantissa can become denormalized by at most one bit. If there are guard bits on the mantissas to prevent bits from "falling off" the end during multiplications, the normalization can be postponed until after a sequence of several multiplies<sup>2</sup>.

As you can see, the intermediate results can be multiplied together, with no need for intermediate normalizations due to the guard bit. It is only at the end of the operation that the normalization must be performed, in order to get it into a format suitable for storing in memory<sup>3</sup>.

#### 1.2.2 Block Exponent

In a unoptimized sequence of additions, the sequence of operations is as follows for each pair of numbers  $(m_1,e_1)$  and  $(m_2,e_2)$ .

- 1. Compare  $e_1$  and  $e_2$ .
- 2. Shift the mantissa associated with the smaller exponent  $|e_1 e_2|$  places to the right.
- 3. Add  $m_1$  and  $m_2$ .
- 4. Find the first one in the resulting mantissa.

<sup>&</sup>lt;sup>1</sup>A description of the floating point format used is shown in figures ?? and ??.

<sup>&</sup>lt;sup>2</sup>Using unnormalized numbers for math is not a new idea; a good example of it is the Control Data CDC 6600, designed by Seymour Cray. [?] The CDC 6600 had all of its instructions performing unnormalized arithmetic, with a separate NORMALIZE instruction.

<sup>&</sup>lt;sup>3</sup>Note that for purposed of clarity, the pipeline delays were considered to be 0, and the branches were not delayed.

- 5. Shift the resulting mantissa so that normalized
- 6. Adjust the exponent accordingly.

Out of 6 steps, only one is the actual addition, and the rest are involved in aligning the mantissas prior to the add, and then normalizing the result afterward. In the block exponent optimization, the largest mantissa is found to start with, and all the mantissa's shifted before any additions take place. Once the mantissas have been shifted, the additions can take place one after another<sup>4</sup>. An example of the Block Exponent optimization on the expression X = A + B + C is given in figure ??.

### 1.3 Integer optimizations

As well as the floating point optimizations described above, there are also integer optimizations that can be used in the  $\mu$ FPU. In concert with the floating point optimizations, these can provide a significant speedup.

#### 1.3.1 Conversion to fixed point

Integer operations are much faster than floating point operations; if it is possible to replace floating point operations with fixed point operations, this would provide a significant increase in speed.

This conversion can either take place automatically or or based on a specific request from the programmer. To do this automatically, the compiler must either be very smart, or play fast and loose with the accuracy and precision of the programmer's variables. To be "smart", the computer must track the ranges of all the floating point variables through the program, and then see if there are any potential candidates for conversion to floating point. This technique is discussed further in section ??, where it was implemented.

The other way to do this is to rely on specific hints from the programmer that a certain value will only assume a specific range, and that only a specific precision is

<sup>&</sup>lt;sup>4</sup>This requires that for n consecutive additions, there are  $\log_2 n$  high guard bits to prevent over-flow. In the  $\mu$ FPU, there are 3 guard bits, making up to 8 consecutive additions possible.

desired. This is somewhat more taxing on the programmer, in that he has to know the ranges that his values will take at declaration time (something normally abstracted away), but it does provide the opportunity for fine-tuning already working code.

Potential applications of this would be simulation programs, where the variable represents some physical quantity; the constraints of the physical system may provide bounds on the range the variable can take.

#### 1.3.2 Small Constant Multiplications

One other class of optimizations that can be done is to replace multiplications by small integer constants into some combination of additions and shifts. Addition and shifting can be significantly faster than multiplication. This is done by using some combination of

$$a_{i} = a_{j} + a_{k}$$

$$a_{i} = 2a_{j} + a_{k}$$

$$a_{i} = 4a_{j} + a_{k}$$

$$a_{i} = 8a_{j} + a_{k}$$

$$a_{i} = a_{j} - a_{k}$$

$$a_{i} = a_{j} \ll m shift$$

instead of the multiplication. For example, to multiply s by 10 and store the result in r, you could use:

$$r = 4s + s$$
$$r = r + r$$

Or by 59:

$$t = 2s + s$$

$$r = 2t + s$$
$$r = 8r + t$$

Similar combinations can be found for almost all of the smaller integers<sup>5</sup>. [?]

### 1.4 Other optimizations

#### 1.4.1 Low-level parallelism

The current trend is towards duplicating hardware at the lowest level to provide parallelism<sup>6</sup>

Conceptually, it is easy to take advantage to low-level parallelism in the instruction stream by simply adding more functional units to the  $\mu$ FPU, widening the instruction word to control them, and then scheduling as many operations to take place at one time as possible.

However, simply adding more functional units can only be done so many times; there is only a limited amount of parallelism directly available in the instruction stream, and without it, much of the extra resources will go to waste. One process used to make more instructions potentially schedulable at any given time is "trace scheduling". This technique originated in the Bulldog compiler for the original VLIW machine, the ELI-512. [?, ?] In trace scheduling, code can be scheduled through many basic blocks at one time, following a single potential "trace" of program execution. In this way, instructions that might be executed depending on a conditional branch further down in the instruction stream are scheduled, allowing an increase in the potential parallelism. To account for the cases where the expected branch wasn't taken, correction code is inserted after the branches to undo the effects of any prematurely

<sup>&</sup>lt;sup>5</sup>This optimization is only an "optimization", of course, when the amount of time spent on the shifts and adds is less than the time that would be spent doing the multiplication. Since the time costs of these operations are known to the compiler in order for it to do scheduling, it is easy for the compiler to determine when this optimization is worth using.

<sup>&</sup>lt;sup>6</sup>This can been seen in the i860; floating point additions and multiplications can proceed at the same time, and the RISC core be moving data in and out of the floating point registers and providing flow control at the same time the floating point units are active. [?]

executed instructions.

#### 1.4.2 Pipeline optimizations

In addition to having operations going on in parallel across functional units, it is also typical to have several operations in various stages of completion in each unit. This pipelining allows the throughput of the functional units to be increased, with no increase in latency.

There are several ways pipelined operations can be optimized. On the hardware side, support can be added to allow data to be recirculated back into the beginning of the pipeline from the end, saving a trip through the registers. On the software side, the compiler can utilize several tricks to try to fill up as many of the pipeline delay slots as possible, as seendescribed by Gibbons. [?]

# Chapter 2

### **Evaluation**

G.E.R.T is evaluated for usability and performance. Usability refers to the ability of an engineer to easily express their desires for system behavior in the framework that G.E.R.T provides. These constraints essentially boil down to the feature set of the Go language. Performance is based on G.E.R.T's ability on synthetic timing benchmarks as well as its measured capability on two case studies: a mobile sensor platform robot and a mirror galvanometer laser projector.

Writing enough drivers to make an SOC functional constitutes a huge pain so, for its initial implementation, G.E.R.T is written specifically for the Freescale i.MX6 Quad which implements the ARM Cortex A-9 MPCore architecture. This SOC was chosen because it has four cores, 2GB of RAM, and a very well written datasheet. It is the author's opinion that more manufacturers release complete datasheets for their SOCs so that researchers and hobbysists aren't limited to such a small set. Drivers were written for the UART, ECSPI, USDHC, PWM, GPT, IOMUX, and GPIO peripherals.

All timing benchmarks were also run on Debian Linux userspace using the sysfs drivers that the Linux kernel provides.

### 2.1 Usability Evaluation

Talk about new sensor integration primitives and concurrent state machines that go makes possible and nearly effortless to implement.

### 2.2 Synthetic Timing Evaluation

In order for G.E.R.T to be a feasible solution for performant embedded systems it must be able to quickly receive and respond to external events, such as interrupts. Two benchmarks were constructed to measure the interrupt latency. The first is a pulse counter where an FPGA is programmed to send n pulses at f frequency and G.E.R.T must count them. The second benchmark is a simple interrupt latency test where G.E.R.T simply toggles a pin upon noticing a rising edge on a different pin.

Another timing benchmark was constructed to measure the maximum frequency that G.E.R.T can toggle a pin at. Large software systems often introduce an unecessary code "tax" that occurs when performing basic operations and this must be quantified. An output pin on the iMX6 can be toggled with only 3 lines of bare-metal assembly, but the Go and C compiler emit something much more complicated for the same basic operation (quantify). For this test, a pin is toggled as fast as possible and the frequency is measured.

# Appendix A

# Tables

Table A.1: Armadillos

Armadillos	are
our	friends

# Appendix B

Figures

Figure B-1: Armadillo slaying lawyer.

Figure B-2: Armadillo eradicating national debt.