

Name: Aoun-Haider

**ID:** FA21-BSE-133

Lab assignment#02

Subject: Digital & Logic design

Presented to: Sir Sarmad Hassan

# Question no:01

# A. Design a Half Adder and Full Adder using 74153 IC.

Let truth table variables are

A= Selection input

B= Input S=Sum

C= Carry


#### **Truth table of Half Adder:**

Α	В	S	С	N1	N2
0	0	0	0	В	0
0	1	1	0		
1	0	1	0	B'	В
1	1	0	1		


## **Truth table of Full Adder:**

Α	В	С	S	Carry	N1	N2
0	0	0	0	0		
0	0	1	1	0	С	0
0	1	0	1	0		
0	1	1	0	1	C'	С
1	0	0	1	0		
1	0	1	0	1	C'	С
1	1	0	0	1		
1	1	1	1	1	С	1


# Half Adder:




Full Adder



#### Implemented circuit of Half Adder & Full Adder on Proteus:





## B. Design a Half and Full Subtractor using 74153 IC.


### **Truth table of Half Subtractor:**

Α	В	difference Carry		N1	N2
0	0	0	0	_	В
0	1	1	1	В	
1	0	1	0		
1	1	0	0	В'	0

### **Truth table of Full Subtractor:**

Α	В	С	Difference	Carry	N1	N2
0	0	0	0	0		
0	0	1	1	1	С	С
0	1	0	1	1		
0	1	1	0	1	c'	1
1	0	0	1	0		
1	0	1	0	0	C'	0
1	1	0	0	0		
1	1	1	1	1	c	С

## Logic Diagram of Half & Full Subtractor:



#### **Output of Half & Full Subtractor on Proteus:**

