



GPR25L322B

32M-BIT [x1 / x2] CMOS SERIAL FLASH

Jun. 06, 2014

Version 1.3



Table of Contents

|--|

1.	. FEATURES	4
	1.1. GENERAL	4
	1.2. Performance	4
	1.3. SOFTWARE FEATURES	4
	1.4. HARDWARE FEATURES	4
2.	. GENERAL DESCRIPTION	5
3.	PIN CONFIGURATIONS	5
	3.1. 8-PIN SOP (209MIL)	5
4.	PIN DESCRIPTION	5
5.	. BLOCK DIAGRAM	6
6.	. MEMORY ORGANIZATION	7
7.	. DEVICE OPERATION	8
8.	DATA PROTECTION	9
	. HOLD FEATURE	
	0. COMMAND DESCRIPTION	
	10.1.WRITE ENABLE (WREN)	
	10.2.Write Disable (WRDI)	
	10.3.READ STATUS REGISTER (RDSR)	
	10.4.Write Status Register (WRSR)	
	10.5.READ DATA BYTES (READ)	
	10.6.READ DATA BYTES AT HIGHER SPEED (FAST_READ)	
	10.7.Dual Output Mode (DREAD)	15
	10.8.SECTOR ERASE (SE)	15
	10.9.BLOCK ERASE (BE)	15
	10.10. CHIP ERASE (CE)	15
	10.11. Page Program (PP)	16
	10.12. DEEP POWER-DOWN (DP)	16
	10.13. RELEASE FROM DEEP POWER-DOWN (RDP), READ ELECTRONIC SIGNATURE (RES)	16
	10.14. READ IDENTIFICATION (RDID)	16
	10.15. READ ELECTRONIC MANUFACTURER ID & DEVICE ID (REMS)	17
	10.16. Enter Secured OTP (ENSO)	17
	10.17. EXIT SECURED OTP (EXSO)	17
	10.18. READ SECURITY REGISTER (RDSCUR)	17
	10.19. WRITE SECURITY REGISTER (WRSCUR)	18
	10.20. READ SFDP MODE (RDSFDP)	18
11	1. POWER-ON STATE	19
	11.1.Initial Delivery State	19
12	2. ELECTRICAL SPECIFICATIONS	20
	12.1.ABSOLUTE MAXIMUM RATINGS	20
	12.2.CAPACITANCE TA = 25°C, F = 1.0 MHz	20
	12.3.DC CHARACTERISTICS	21





12.4.AC CHARACTERISTICS	22
12.5. TIMING ANALYSIS	23
13. OPERATING CONDITIONS	34
13.1.AT DEVICE POWER-UP AND POWER-DOWN	34
14. ERASE AND PROGRAMMING PERFORMANCE	3!
14.1.Data Retention	3
14.2.Latch-up Characteristics	3
15. PACKAGE/PAD LOCATIONS	30
15.1.Ordering Information	36
15.2.Package Information	36
15.2.1. Package Outline for SOP 8L (209MIL)	36
16. DISCLAIMER	37
17. REVISION HISTORY	38



32M-BIT [x 1/ x 2] CMOS SERIAL FLASH

1. FEATURES

1.1. General

- Single Power Supply Operation
 - 2.7 to 3.6 volt for read, erase, and program operations
- Serial Peripheral Interface compatible -- Mode 0 and Mode 3
- 33,554,432 x 1 bit structure or 16,777,216 x 2 bits (Dual Output mode) structure
- 1024 Equal Sectors with 4K byte each
 - Any Sector can be erased individually
- 64 Equal Blocks with 64K byte each
 - Any Block can be erased individually
- Program Capability
 - Byte base
 - Page base (256 bytes)
- Latch-up protected to 100mA from -1V to V_{CC} +1V
- GPR25L322B is compatible with MX25L3206E

1.2. Performance

- High Performance
 - Fast access time: 86MHz serial clock
 - Serial clock of Dual Output mode: 80MHz
 - Fast program time: 1.4ms(typ.) and 5ms(max.)/page
 - Byte program time: 9us (typical)
 - Fast erase time: 60ms(typ.) /sector; 0.7s(typ.) /block
- Low Power Consumption
 - Low active read current: 25mA(max.) at 86MHz
 - Low active programming current: 20mA (max.)
 - Low active erase current: 20mA (max.)
 - Standby current: 40uA (max.)
 - Deep power-down mode 5uA (typical)

- Typical 100,000 erase/program cycles
- · 20 years of data retention

1.3. Software Features

- · Input Data Format
 - 1-byte Command code
- Advanced Security Features
 - Block lock protection

The BP3~BP0 status bit defines the size of the area to be software protection against program and erase instructions

- Additional 512 bits secured OTP for unique identifier
- Auto Erase and Auto Program Algorithm
 - Automatically erases and verifies data at selected sector
 - Automatically programs and verifies data at selected page by an internal algorithm t hat automatically times the program pulse widths (Any page to be programmed should have page in the erased state first)
- Status Register Feature
- · Electronic Identification
 - JEDEC 1-byte manufacturer ID and 2-byte device ID
 - RES command for 1-byte Device ID
 - REMS commands for 1- byte manufacturer ID and 1-byte device ID

1.4. Hardware Features

- PACKAGE
 - 8-pin SOP (209mil)
 - RoHS Compliant



2. GENERAL DESCRIPTION

The device feature a serial per ipheral interface and sof tware protocol allowing operation on a simple 3-wire bus. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

When it is in Dual Output read mode, the SI and SO pins become SIO0 and SIO1 pins for data output.

The device provides sequential read operation on whole chip.

After program/erase command is issued, auto program/erase algorithms which program/ erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or p age basis, or word basis for erase command is executes on sector, or block, or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the st atus of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.


Advanced security features enhance the protection and security functions, please see security features section for more details.

When the device is not in operation and CS# is h igh, it is put in standby mode.

The device relia bly stores memory contents even after typical 100,000 program and erase cycles.

3. PIN CONFIGURATIONS

3.1. 8-PIN SOP (209mil)




4. PIN DESCRIPTION

Symbol	Description
CS#	Chip Select
SI/SIO0	Serial Data Input (for 1 x I/O)/ Serial Data Input & Output (for Dual Output mode)
SO/SIO1	Serial Data Output (for 1 x I/O)/ Serial Data Output (for Dual Output mode)
SCLK	Clock Input
WP#	Write protection
HOLD#	Hold, to pause the device w ithout deselecting the device
VCC	+ 3.3V Power Supply
GND	Ground



5. BLOCK DIAGRAM





6. MEMORY ORGANIZATION


Table1. Memory Organization

Block	Sector	Address Range		
	1023	3FF000h	3FFFFFh	
63	:	::		
	1008	3F0000h	3F0FFFh	
	1007	3EF000h	3EFFFFh	
62	:	::		
	992	3E0000h	3E0FFFh	
:	:	:	:	
:	:	:	:	
	15	00F000h	00FFFFh	
	:	::		
•	3	003000h	003FFFh	
0	2	002000h	002FFFh	
	1	001000h	001FFFh	
	0	000000h	000FFFh	



7. DEVICE OPERATION

- Before a command is issued, status register should be checked to ensure device is ready for the intended operation.
- When incorrect command is inputted to this LS I, this LSI becomes standby mode and keeps the standby mode until next CS# falling edge. In standby mode, SO pin of this LSI should be High-Z. The CS# falling t ime needs to follow tCHCL spec.
- When correct command is inp utted to this L SI, this LSI becomes active mode and keeps the active mode until next CS# rising edg e. The CS# rising time needs to follow tCLCH spec.
- 4. Input data is latched on the rising edge of Serial Clock(SCLK) and data shifts out on the falling edge of S CLK. The difference of Serial mode 0 and mode 3 is shown in Figure 1.
- 5. For the follow ing instructions: RDID, RDSR, RDSCUR, READ, FAST_READ, DREAD, RES, and REM S the shift-ed-in instruction sequence is follow ed by a data-out sequence. After any bit of dat a being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, SE, BE, CE, PP, RDP, DP, ENSO, EXSO, and WRSCUR, the CS# must go high exactly at the b yte boundary; otherwise, the instruction will be rejected and not executed.
- During the progress of Write Status Register, Program, Erase operation, to access the memor y array is neglected and not affect the current operation of Write Status Register, Program, Erase.



Note:

CPOL indicates clock polarity of Serial master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which Serial mode is supported.



8. DATA PROTECTION

The device is designed to of fer protection against accidental erasure or programming caused by spurious system level signals that may exist during po wer transition. During po wer up the device automatically resets the state machine in the standby mode. In addition, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific command sequences. The device also incorporates several features to prevent inadvertent write cycles resulting from VCC power-up and power-down transition or system noise.

- Valid command length checking: The command length will be checked whether it is at byte base and completed on byte boundary.
- Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before other command to change data. The WEL bit will return to reset stage under following situation:
 - Power-up
 - Write Disable (WRDI) command completion
 - Write Status Register (WRSR) command completion
 - Page Program (PP) command completion
 - Sector Erase (SE) command completion

- Block Erase (BE) command completion
- Chip Erase (CE) command completion
- Deep Power Down Mode: By entering deep power down mode, the flash device also is under protected from writing all commands except Release from deep power down mode command (RDP) and Read Electronic Sig nature command (RES).
- Advanced Security Features: there are some pr otection and security features which protect content from inadvertent write and hostile access.

I. Block lock protection

- The Software Protected Mode (SPM):

GPR25L322B: use (BP3, BP2, BP1, BP0) bits to allow part of memory to be protected as read only. The protected area definition is sho wn as table of "Protected Area Sizes", the protected areas are more flexible which may protect various area by setting value of BP0-BP3 bits.

Please refer to table of "protected area sizes".

- The Hardware Protected Mode (HPM) uses WP# to protect the GPR25L322B: BP3-BP0 bits and SRWD bit.

Table2. Protected Area Sizes

Status bit				Protect Level		
BP3	BP2	BP1	BP0	32Mb		
0	0	0	0	0 (none)		
0	0	0	1	1 (1block, block 63rd)		
0	0	1	0	2 (2blocks, block 62nd-63rd)		
0	0	1	1	3 (4blocks, block 60th-63rd)		
0	1	0	0	4 (8blocks, block 56nd-63rd)		
0	1	0	1	5 (16blocks, block 48nd-63rd)		
0	1	1	0	6 (32blocks, block 32nd-63rd)		
0	1	1	1	7 (64blocks, all)		
1	0	0	0	8 (64blocks, all)		
1	0	0	1	9 (32blocks, block 0th-31st)		
1	0	1	0	10 (48blocks, block 0th-47th)		
1	0	1	1	11 (56blocks, block 0th-55th)		
1	1	0	0	12 (60blocks, block 0th-59th)		
1	1	0	1	13 (62blocks, block 0th-61st)		
1	1	1	0	14 (63blocks, block 0th-62nd)		
1	1	1	1	15 (64blocks, all)		

II. Additional 512 bits secured OTP for unique identifier: to provide 512 bit s one-time pr ogram area fo r setting device unique serial number - Which may be set by factory or system

customer. Please refer to Table 3.512 bits secured OTP definition.

- Security register bit 0 indicates whether the chip is locked by





factory or not.

- To program the 512 bits secured OTP by entering 512 bits secured OTP mode (with ENSO command), and going through normal program procedure, and then exiting 512 bits secured OTP mode by writing EXSO command.
- Customer ma y lock-down the customer lockable secured OTP by writing WRSCUR(write security register) command to
- set customer lock-do wn bit1 as "1". Please refer to table of "security register definition" for security register bit definition and Table 3 "512 bits secured OTP de finition" for address range definition.
- Note: Once lock-down whatever by factory or customer, it cannot be changed any more. While in 512 bits secured OTP mode, array access is not allowed.

Table3. 512 bit Secured OTP Definition

Address Range	Size	Standard Factory Lock	Customer Lock
xxxx00~xxxx0F	128-bit	ESN (electrical serial number)	
xxxx10~xxxx3F	384-bit	N/A	Determined by customer

10






9. HOLD FEATURE

HOLD# pin signal goes low to hold any serial communications with the device. The HOLD feature will not stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD requires Chip Select(CS#) keeping low and starts on falling edge of HO LD# pin signal while Serial Clock

(SCLK) signal is being low (if Seri al Clock signal is not being low, HOLD operation will not start until Serial C lock signal being low). The HOLD condition ends on the rising edge of HOLD# pin signal while Serial Clock(SCLK) signal is being low (if Serial Clock signal is not being low, HOLD operation will not end until Serial C lock being low), see Figure 2.



The Serial Data Output (SO) is high impedance, both Serial Dat a Input (SI) and Serial Clock (SCLK) are do n't care during the HOLD operation. If Chip Select (CS#) drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and CS# must be at low.



10. COMMAND DESCRIPTION

Table4. Command Definition

Command (byte)	WREN (write enable)	WRDI (write disable)	WRSR (write status register)	RDID (read identification)	RDSR (read status register)	READ (read data)	FAST READ (fast read data)
1st byte	06 (hex)	04 (hex)	01 (hex)	9F (hex)	05 (hex)	03 (hex)	0B (hex)
2nd byte						AD1	AD1
3rd byte						AD2	AD2
4th byte						AD3	AD3
5th byte							Dummy
Action	sets the	resets the	to write ne w	outputs JEDEC	to read out	n bytes read	n bytes read
	(WEL) write	(WEL) write	values to the	ID: 1-byte	the values of	out until CS#	out until CS#
	enable latch	enable latch	status register	Manufacturer ID	the status	goes high	goes high
	bit	bit		& 2-byte Device	register		
				ID			

Command (byte)	RES (read electronic ID)	REMS (read electronic manufacturer & device ID)	DREAD (Double Output Mode command)	SE (sector erase)	BE (block erase)	CE (chip erase)	PP (page program)
1st byte	AB (hex)	90 (hex)	3B (hex)	20 (hex)	52 or D8 (hex)	60 or C7 (hex)	02 (hex)
2nd byte	х	x	AD1	AD1	AD1		AD1
3rd byte	х	х	AD2	AD2	AD2		AD2
4th byte	х	ADD (Note 1)	AD3	AD3	AD3		AD3
5th byte			Dummy				
Action	to read out 1-byte Device ID	output the Manufacturer ID & Device ID	n bytes read out by Dual Output until CS# goes high	to erase the selected sector	to erase t he selected block	to erase whole chip	to program the selected page

Command (byte)	RDSCUR (read security	WRSCUR (write security register)	ENSO (enter secured OTP)	EXSO (exit secured OTP)	DP (Deep power down)	RDP (Release from deep
	register)					power down)
1st byte	2B (hex)	2F (hex)	B1 (hex)	C1 (hex)	B9 (hex)	AB (hex)
2nd byte						
3rd byte						
4th byte						
5th byte						
Action	to read value	to set the lock-down bit	to enter the 512	to exit the 512	enters deep	release from
	of security	as "1" (once	bits secured	bits secured	power down	deep power
	register	lock-down, cannot be	OTP mode	OTP mode	mode	down mode
		updated)				

Note1: ADD=00H will output the manufacturer ID first and ADD=01H will output device ID first.

Note2: It is not recommended to adopt any other code not in the command definition table, which will potentially enter the hidden mode.





10.1. Write Enable (WREN)

The Write Enable (WREN) instruction is for settin g Write Enable Latch (WEL) bit. For those instructions like PP, SE, BE, CE, and WRSR, which are intended to change the device content, should be set every time after the WREN instruction setting the WEL bit. The sequence is shown as Figure 11.

10.2. Write Disable (WRDI)

The Write Disable (WRDI) instruction is for resetting Write Enable Latch (WEL) bit.

The sequence is shown as Figure 12.

The WEL bit is reset by following situations:

- Power-up
- Write Disable (WRDI) instruction completion
- Write Status Register (WRSR) instruction completion
- Page Program (PP) instruction completion
- Sector Erase (SE) instruction completion
- Block Erase (BE) instruction completion
- Chip Erase (CE) instruction completion

10.3. Read Status Register (RDSR)

The RDSR instruction is for rea ding Status Register Bits. The Read Status Register can be read at an y time (even in program/erase/write status register condition) and continuously. It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence is shown as Figure 13.

The definition of the status register bits is as below:

WIP bit. The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write status register

progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/write status register cycle.

WEL bit. The Write Enable Latch (WEL) bit, a volatile bit, indicates whether the device is set to internal write enable latch. When WEL bit sets to 1, w hich means the internal w rite enable latch is set, the device can acc ept program/erase/write status register instruction. When WEL bit sets to 0, which means no internal write enable latch; the device w ill not accept program/erase/write status register instruction. The program/erase command will be ignored and not af fect value of WEL bit if it is applied to a protected memory area.

BP3, BP2, BP1, BP0 bits. The Block Protect (BP3-BP0) bit s, non-volatile bits, indicate the protected area (as defined in table 2) of the device to against the program/e rase instruction w ithout hardware protection mode being set. To write the Block Protect (BP3-BP0) bits requires the W rite Status Register (WRSR) instruction to be executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE), Block Erase (B E) and Chip E rase (CE) instructions (only if all Block Protect bits set to 0, the CE instruction can be executed).

SRWD bit. The Status Register W rite Disable (SR WD) bit, non-volatile bit, is operated to gether with Write Protection (WP#) pin for providin g hardware protection mode. The hard ware protection mode requires SRWD sets to 1 and WP# pin signal is low stage. In the hardware protection mode, the Write Status Register (WRSR) instruction is no longer accepted for execution and the SRWD bit and Block Protect bits (BP3-BP0) are read only.

Status Register

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
SRWD (status		BP3	BP2	BP1	BP0	WEL	WIP
register write	0	(level of	(level of	(level of	(level of	(write enable	(write in
protect)		protected block)	protected block)	protected block)	protected block)	latch)	progress bit)
1=status register write disable	0	(note 1)	(note 1)	(note 1)	(note 1)	1=write enable 0=not write enable	1=write operation 0=not in write operation
Non-volatile bit	0	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	volatile bit	volatile bit

Note1: see the table "Protected Area Size".





10.4. Write Status Register (WRSR)

The WRSR instruction is for changing the v alues of S tatus Register Bits. Before sendin g WRSR instruction, the W rite Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in ad vance. The WRSR instruction can change the value of Block Protect (BP3-BP0) bits to define the protected area of memory (as shown in table 1). The WRSR also can set or reset the Status Register Write Disable (SRWD) bit in accordance with Write Protection (WP#) pin signal. The WRSR instruction cannot be executed once the Hard ware Protected Mode (HPM) is entered.

The sequence is shown as Figure 14.

The WRSR instruction has no e ffect on b6, b1, b0 of the st atus register.

The CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not e xecuted. The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset.

Table 5. Protection Modes

Mode	Status register condition	WP# and SRWD bit status	Memory
Software protection mode (SPM)	Status register can be written in (WEL bit is set to "1") and the S RWD, BP3-BP0 bits can be changed	WP#=1 and S RWD bit=0, o r WP#=0 and S RWD bit=0, o r WP#=1 and SRWD=1	The protected area cannot be program or erase.
Hardware protection mode (HPM)	The SRWD, BP3-BP0 of status register bits cannot be changed	WP#=0, SRWD bit=1	The protected area cannot be program or erase.

Note:

As defined by the values in the Block Protect (BP3-BP0) bits of the Status Register, as shown in Table 2.

As the above table showing, the summary of the Software Protected Mode (SPM) and Hardware Protected Mode (HPM).

Software Protected Mode (SPM):

- When SRWD bit=0, no matter WP# is low or high, the WREN instruction may set the WEL bit and can change the values of SRWD, BP3-BP0. The protected area, which is defined by BP3-BP0 is at software protected mode (SPM).
- When SRWD bit=1 and WP# is high, the WREN instruction may set the WEL bit can change the values of SRWD, BP3-BP0. The protected area, which is defined by BP3-BP0 is at software protected mode (SPM).

Note: If SRWD bit=1 but WP# is low, it is impossible to write the Status Register even if the WEL bit has previously been set. It is rejected to write the Status Register and not be executed.

Hardware Protected Mode (HPM):

- When SRWD bit=1, and then WP# is low (or WP# is low before SRWD bit=1), it enters the hardware protected mode (HPM). The da ta of the protected area is protected by software protected mode by BP3-BP0 and hardware protected mode by the WP# to against data modification.

Note: to exit the hardware protected mode requires WP# driving high once the hardware protected mode is entered.

If the WP# pin is permanently connected to high, the hardware protected mode can never be entered; only can use software protected mode via RP3-RP0





10.5. Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SC LK, and data shifts out on the falling edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence is shown as Figure 15.

10.6. Read Data Bytes at Higher Speed (FAST_READ)

The FAST_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be a t any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the w hole memory can be read out at a single FAST_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence is shown as Figure 16.

While Program/Erase/Write Status Register cycle is in prog ress, FAST_READ instruction is rejected w ithout any impact on the Program/Erase/Write Status Register current cycle.

10.7. Dual Output Mode (DREAD)

The DREAD instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits(interleave on 11/20 pins) shift out on the falling edge of SCLK at a maximum frequency ft. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single DREAD instruction.

The address counter rolls over to 0 when the highest address has been reached. Once writing DREAD instruction, the follo wing address/dummy/data out will perform as 2-bit instead of previous 1-bit.

The sequence is shown as Figure 17.

While Program/Erase/Write Status Register cycle is in prog ress, DREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

The DREAD only perform read operation. Program/Erase /Read ID/Read status...operation do not support DREAD throughputs.

10.8. Sector Erase (SE)

The Sector Er ase (SE) instruction is for erasing the data of the chosen sector to be "1". The instruction is used for any 4K-byte

sector. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector (see table 1) is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

Address bits [Am-A12] (Am is the most significant address) select the sector address.

The sequence is shown as Figure 18.

The self-timed Sector Erase Cycle time (tSE) is i nitiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Sect or Erase cycle is in progress. The WIP sets 1 during the tSE timing, and sets 0 w hen Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3-BP0 bits, the Sector Erase (SE) instruction will not be executed on the page.

10.9. Block Erase (BE)

The Block Erase (BE) instruction is for e rasing the data of the chosen block to be "1". The in struction is u sed for 64K-b yte sector erase operation. A Write Enable (WREN) instruction must execute to set t he Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address of the block (see table 1) is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence is shown as Figure 19.

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Se ctor Erase cycle is in progress. The WIP sets 1 during the tBE timing, and sets 0 w hen Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3-BP0 bits, the Block Erase (BE) instruction will not be executed on the page.

10.10. Chip Erase (CE)

The Chip Erase (CE) instruction is for e rasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). Any address of the sector (see table 1) is a valid address for Chip Erase (CE) instruction. The CS# must go high exactly at the byte boundary(the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence is shown as Figure 20.

The self-timed Chip Erase Cycle time (tCE) is initiated as soon as





Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Chip Erase cycle is in progress. The WIP sets 1 during the tCE timing, and sets 0 w hen Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the chip is protected b y BP3-BP0 bits, the C hip Erase (CE) instruction will not be ex ecuted. It will be only executed when BP3-BP0 all set to "0".

10.11. Page Program (PP)

The Page Program (PP) instruction is for pro gramming the memory to be "0". A Write E nable (WREN) instruction must execute to set t he Write Enable Latch (WEL) bit before sending the Page Program (PP). If the eight least significant address bits (A7-A0) are not all 0, all transmitted data which goes beyond the end of the current page are programmed from the start address if the same page (from the add ress whose 8 least signif icant address bits (A7-A0) are all 0). The CS# must keep during the whole Page Program cycle. The CS# must go high exactly at the byte boundary(the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed. If more than 256 bytes are sent to the device, the data of the last 256-byte is programmed at the request page and previous data will be disregarded. If less than 256 bytes are sent to the device, the data is pr ogrammed at the request address of the pag e without effect on other address of the same page.

The sequence is shown as Figure 21.

The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Page Program cycle is in progress. The WIP sets 1 during the tPP timing, and sets 0 when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3-BP0 bits, the Page Program (PP) instruction will not be executed.

10.12. Deep Power-down (DP)

The Deep Power-down (DP) instruction is for setting the device on the minimizing the po wer consumption (to entering the Deep Power-down mode), the stand by current is reduced from ISB1 to ISB2). The Deep Power-down mode requires the Deep Power-down (DP) instruction to enter, du ring the Deep Power-down mode, the device is not a ctive and a II Write/Program/Erase instruction are ignored. When CS# goes high, it's only in standby mode not deep power-down mode. It's different from Standby mode.

The sequence is shown as Figure 22.

Once the DP instruction is set, all instruction will be ignored except the Release f rom Deep Po wer-down mode (RDP) and Read Electronic Signature (RES) instruction. (those in structions allow

the ID being r eading out). When Power-down, the de ep power-down mode automatically stops, and when power-up, the device automatically is in standby mode. For RDP instruction the CS# must go high exactl y at the byte boundary (the latest eighth bit of instruction code been latched-in); othe rwise, the instruction will not ex ecuted. As soon as Chip Select (CS#) goes high, a delay of tDP is required bef ore entering the Deep Power-down mode and reducing the current to ISB2.

10.13. Release from Deep Power-down (RDP), Read Electronic Signature (RES)

The Release from Deep Pow er-down (RDP) instruction is terminated by driving Chip Select (CS#) High. When Chip Select (CS#) is driven High, the device is put in the S tand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Stand-by Power mode is delayed by tRES2, and Chip Select (CS#) must remain High for at least tRES2(max), as specified in Table 9. Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

RES instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as table of ID Definitions. This is not the same as RDID in struction. It is not recommended to use for new design. Fo r new design, please use RDID instruction. Even in Deep power-down mode, the RDP and RES are also allowed to be e xecuted, only except the device is in progress of pr ogram/erase/write cycle; there's no effect on the current program/erase/write cycle in progress.

The sequence is shown in Figure 23 and Figure 24.

The RES instruction is ended by CS# goes high after the ID bee n read out at least once. The ID outputs repeatedly if continuously send the additional clock cycles on SCLK while CS# is at low. If the device was not previously in Deep Power-down mode, the device transition to standby mode is immediate. If the device was previously in Deep Po wer-down mode, there's a delay of tRES2 to transit to standby mode, and CS# must remain to high at least tRES2(max). Once in the standby mode, the device waits to be selected, so it can be receive, decode, and execute instruction.

The RDP instruction is for releasing from Dee p Power Down Mode

10.14. Read Identification (RDID)

The RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The Manufacturer ID and Device ID are listed as table of "ID Definitions".





The sequence is shown as Figure 25.

While Program/Erase operation is in progress, it will not decode the RDID instruction, so ther e's no effect on the c ycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.

10.15. Read Electronic Manufacturer ID & Device ID (REMS)

The REMS inst ruction is an alternative to the Release from Power-down/Device ID instruction that p rovides both the JEDEC assigned manufacturer ID and the specific device ID.

The REMS ins truction is ver y similar to the Release from

Power-down/Device ID instruction. The instruction is initiated by driving the CS# pin low and shift the instruction code "90h" followed by two dummy bytes and one bytes address (A7~A0). After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in *Figure 26*. The Device ID values are listed in Table of ID Definitions. If the one-byte address is initially set to 01h, then the device ID w ill be read first and then fo llowed by the Manufacturer ID. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high.

Table6. ID Definitions

Command Type	GPR25L322B				
DDID Command	manufacturer ID	memory type	memory density		
RDID Command	C2	20	16		
	electronic ID				
RES Command	ind 15				
	manufacturer ID	device ID			
REMS Command	C2	15			

10.16. Enter Secured OTP (ENSO)

The ENSO instruction is for entering the a dditional 512 bits secured OTP m ode. The additional 512 bits secured OTP is independent from main array, which may use to store unique serial number for s ystem identifier. After entering the Secured OTP mode, and then follow standard read or program, procedure to read out the data or update data. The Secured OTP dat a cannot be updated again once it is lock-down.

Please note that WRSR/WRSCUR commands are not acceptable during the access of secure OTP region, once security OTP is lock down, only read related commands are valid.

10.17. Exit Secured OTP (EXSO)

The EXSO instruction is for exiting the additional 512 bits secured OTP mode.

10.18.Read Security Register (RDSCUR)

The RDSCUR instruction is for reading the value of Securit y Register bits. The Read Security Register can be read at any time (even in p rogram/erase/write status register/ write security register condition) and continuously.

The sequence is shown as Figure 27.

The definition of the Security Register bits is as below:

Secured OTP Indicator bit. The Secured OTP indicator bit shows the chip is locked by factory before ex- factory or not. When it is "0", it indicates non- factory lock; "1" indicates factory- lock.

Lock-down Secured OTP (LDSO) bit. By writing WRSCUR instruction, the LDSO bit may be set to "1" for customer lock-down purpose. Ho wever, once the bit is set to "1" (lock-down), the LDSO bit and the 512 bits Secured OTP a rea cannot be update any more. While it is in 512 bits secured OTP mode, array access is not allowed.

Table7. Security Register Definition

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
х	х	х	хх		х	LDSO (indicate if lock-down	Secured OTP indicator bit
reserved	reserved	reserved	reserved	reserved	reserved	0 = not lockdown 1 = lock-down (cannot program/erase OTP)	0 = non-factory lock 1 = factory lock
volatile bit	non-volatile bit	non-volatile bit					





10.19. Write Security Register (WRSCUR)

The WRSCUR instruction is for changing the values of Security Register Bits. Unlike write status register, the WREN instruction is not required before sending WRSCUR instruction. The WRSCUR instruction may change the values of bit1 (LDSO bit) for customer to lock-down the 512 bits Secured OTP area. Once the

LDSO bit is set to "1", the Secured OTP area cannot be updated any more.

The CS# must go high exactly at the boundary; otherwise, the instruction will be rejected and not executed.

The sequence is shown as Figure 28.



Jun. 06, 2014

Version: 1.3



11. POWER-ON STATE

The device is at below states when power-up:

- Standby mode (please note it is not deep power-down mode)
- Write Enable Latch (WEL) bit is reset

The device m ust not be selected during pow er-up and power-down stage unless the VCC achieves below correct level:

- VCC minimum at po wer-up stage and then af ter a delay of tVSL
- GND at power-down

Please note that a pull-up resistor on CS# may ensure a safe and proper power-up/down level.

An internal power-on reset (POR) circuit may protect the device from data corruption and inadvertent data change during power up state.

For further protection on the device, if the VCC does not reach the

VCC minimum level, the correct operation is n ot guaranteed. The read, write, erase, and program command should be sent after the below time delay:

- tVSL after VCC reached VCC minimum level

The device can accept read command after VCC reached VCC minimum and a time delay of tVSL.

Please refer to the figure of "power-up timing".

Note:

 To stabilize the VCC level, the VCC rail decoupled by a suitable capacitor close to packa ge pins is recommended.(generally around 0.1uF)

11.1. Initial Delivery State

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh).



12. ELECTRICAL SPECIFICATIONS


12.1. Absolute Maximum Ratings

Rating		Value
Ambient Operating Temperature Industrial grade		-40°C to 85°C
Storage Temperature	-55°C to 125°C	
Applied Input Voltage	-0.5V to 4.6V	
Applied Output Voltage	-0.5V to 4.6V	
VCC to Ground Potential	-0.5V to 4.6V	


NOTICE:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.
- 2. Specifications contained within the following tables are subject to change.
- 3. During voltage transitions, all pins may overshoot V_{SS} to -2.0V and V_{CC} to +2.0V for periods up to 20ns, see Figure 3 and 4.











12.2. Capacitance TA = 25°C, f = 1.0 MHz

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance	-	-	6	pF	VIN = 0V
COUT	Output Capacitance	-	-	8	pF	VOUT = 0V

Figure 5. Input Test Waveforms and Measurement Level







12.3. DC Characteristics

Symbol	Parameter	Notes	Min.	Тур.	Max.	Units	Test Conditions						
ILI	Input Load Current	1	-	-	± 2	uA	VCC = VCC Max, VIN = VCC or GND						
ILO	Output Leakage Current	1	-	-	± 2	uA	VCC = VCC Max, VIN = VCC or GND						
ISB1	VCC Standby Current	1	-	-	40	uA	VIN = VCC or GND, CS# = VCC						
ISB2	Deep Power-down Current	-	-	5	20	uA	VIN = VCC or GND, CS# = VCC						
					25	mA	f=86MHz fT=80MHz (2 x I/O re ad) SCLK=0.1VCC/0.9VCC, SO=Open						
ICC1	VCC Read	1	-	-	-	-	20	mA	f=66MHz, SCLK=0.1VCC/0.9VCC, SO=Open				
ICC2	VCC Program Current (PP)	1	1	ı	20	mA	Program in Progress, CS# = VCC						
ICC3	VCC Write Status Register (WRSR) Current	1	1	1	20	mA	Program status register in progress, CS#=VCC						
ICC4	VCC Sector Er ase Current (SE)	1	-	-	20	mA	Erase in Progress, CS#=VCC						
ICC5	VCC Chip Era se Current (CE)	1	-	-	20	mA	Erase in Progress, CS#=VCC						
VIL	Input Low Voltage	-	-0.5	-	0.3VCC	V							
VIH	Input High Voltage	-	0.7VCC	-	VCC+0.4	V							
VOL	Output Low Voltage	-	-	-	0.4	V	IOL = 1.6mA						
VOH	Output High Voltage	-	VCC-0.2	-	-	V	IOH = -100uA						

Notes:

^{1.} Typical values at VCC = 3.3V, T = 25°C. These currents are valid for all product versions (package and speeds).

^{2.} Not 100% tested.



12.4. AC Characteristics


Symbol	Alt.	Parameter		Min.	Тур.	Max.	Unit
fSCLK	fC	Clock Frequency for the following instructions: FAST_READ, PP, SE, BE, CE, DP, RES, RDP, V WRSR	WREN, WRDI, RDID, RDSR,	DC	-	86	MHz
fRSCLK	fR	Clock Frequency for READ instructions		DC	-	33	MHz
fTSCLK	fT	Clock Frequency for DREAD instructions		DC	-	80	MHz
tCH(1)	tCLH	Clock High Time	fC=86MHz	5.5	-	-	ns
1011(1)	tolii	Olock Flight Fline	fR=33MHz	13	-	-	ns
tCL(1)	tCLL	Clock Low Time	fC=86MHz	5.5	-	-	ns
102(1)	TOLL	GIOGR EOW THITE	fR=33MHz	13	-	-	ns
tCLCH(2)		Clock Rise Time (3) (peak to peak)		0.1	-	-	V/ns
tCHCL(2)		Clock Fall Time (3) (peak to peak)		0.1	-	-	V/ns
tSLCH	tCSS	CS# Active Setup Time (relative to SCLK)		7	-	-	ns
tCHSL		CS# Not Active Hold Time (relative to SCLK)		7	-	-	ns
tDVCH	tDSU	Data In Setup Time		2	-	-	ns
tCHDX	tDH	Data In Hold Time		5	-	-	ns
tCHSH		CS# Active Hold Time (relative to SCLK)		5	-	-	ns
tSHCH		CS# Not Active Setup Time (relative to SCLK)		5	-	-	ns
tSHSL	tCSH	CS# Deselect Time	Read	15	-	-	ns
		Write		40	-	-	ns
tSHQZ(2)	tDIS	Output Disable Time		-	-	8	ns
tCLQV	tV	Clock Low to Output Valid(15pF loading)		- 0	-	6	ns
tCLQX	tHO	'	Output Hold Time		-	-	ns
tHLCH		HOLD# Setup Time (relative to SCLK)		5	-	-	ns
tCHHH		HOLD# Hold Time (relative to SCLK)		5	-	-	ns
tHHCH		HOLD Setup Time (relative to SCLK)		5	-	-	ns
tCHHL		HOLD Hold Time (relative to SCLK)		5	-	-	ns
tHHQX(2)	tLZ	HOLD to Output Low-Z		-	-	8	ns
tHLQZ(2)	tHZ	HOLD# to Output High-Z		-	-	8	ns
tWHSL(4)		Write Protect Setup Time		20	-	-	ns
tSHWL (4)		Write Protect Hold Time		100	-	-	ns
tDP(2)		CS# High to Deep Power-down Mode		-	-	10	us
tRES1(2)		CS# High to Standby Mode without Electronic Si	gnature Read	-	-	8.8	us
tRES2(2)		CS# High to Standby Mode with Electronic Signature Read		-	-	8.8	us
tW		Write Status Register Cycle Time		-	5	40	ms
tBP		Byte-Program		-	9	300	us
tPP		Page Program Cycle Time		-	1.4	5	ms
tSE		Sector Erase Cycle Time		_	60	300	ms
tBE		Block Erase Cycle Time		_	0.7	2	s
tCE		Chip Erase Cycle Time		_	25	50	s
tRPD1		CS# High to Power-Down		100	-		ns


Notes:

- 1. tCH + tCL must be greater than or equal to 1/ fC. For Fast Read, tCL/tCH=5.5/5.5.
- 2. Value guaranteed by characterization, not 100% tested in production.
- 3. Expressed as a slew-rate.
- 4. Only applicable as a constraint for a WRSR instruction when SRWD is set at 1.
- 5. Test condition is shown as Figure 5.
- 6. The CS# rising time needs to follow tCLCH spec and CS# falling time needs to follow tCHCL spec.




12.5. Timing Analysis













^{*} SI is "don't care" during HOLD operation.
















25









Version: 1.3


26








Note: SE command is 20(hex).





Note: BE command is 52 or D8(hex).







Note: CE command is 60(hex) or C7(hex).





















Note

(1) ADD=00H will output the manufacturer's ID first and ADD=01H will output device ID first.









31









Note: VCC (max.) is 3.6V and VCC (min.) is 2.7V.

Table10. Power-Up Timing

Symbol	Parameter	Min.	Max.	Unit
tVSL(1)	VCC(min) to CS# low	200	-	us

33

Note: 1. The parameter is characterized only.




13. OPERATING CONDITIONS

13.1. At Device Power-Up and Power-down

AC timing illustrated in Figu re 31 and Figure 32 are the supply voltages and the control sig nals at device pow er-up and power-down. If the timing in the figures is ignored, the device will not operate correctly.

During power-up and power down, CS# need to follow the voltage

applied on VCC to keep the device not be se lected. The CS# can be driven low when VCC reach Vcc(min.) and wait a period of tVSL.




Symbol	Parameter	Notes	Min.	Max.	Unit
tVR	VCC Rise Time	1	20	500000	us/V

Notes:

- 1. Sampled, not 100% tested.
- 2. For AC spec tCHSL, tSLCH, tDVCH, tCHDX, tSHSL, tCHSH, tSHCH, tCHCL, tCLCH in the figure, please refer to "AC CHARACTERISTICS" table.

Figure 32. Power-Down Sequence





14. ERASE AND PROGRAMMING PERFORMANCE

Parameter	Min.	Typ.(1)	Max.(2)	Unit
Write Status Register Time	-	5	40	ms
Sector Erase Time	-	60	300	ms
Block Erase Time	-	0.7	2	s
Chip Erase Time	-	25	50	S
Byte Program Time (via page program command)	-	9	300	us
Page Program Time	-	1.4	5	ms
Erase/Program Cycle	-	100,000 -		cycles

Notes:

- 1. Typical program and erase time assumes the following conditions: 25°C, 3.3V, and checker board pattern.
- 2. Under worst conditions of 85°C and 2.7V.
- 3. System-level overhead is the time required to execute the first-bus-cycle sequence for the programming command.
- 4. Erase/Program cycles comply with JEDEC JESD-47 & JESD22-A117A standard.

14.1. Data Retention

Parameter	Condition	Min.	Max.	UNIT
Data retention	55°C	20	-	years

14.2. Latch-up Characteristics

	Min.	Max.		
Input Voltage with respect to GND on all power pins, SI, CS#	-1.0V	2 VCCmax		
Input Voltage with respect to GND on SO	-1.0V	VCC + 1.0V		
Current	-100mA	+100mA		
Includes all pins except VCC. Test conditions: VCC = 3.0V, one pin at a time.				

35



15. PACKAGE/PAD LOCATIONS


15.1. Ordering Information

Product Number	Package Type
GPR25L322B-QS13x	Package Form - SOP 8L 209mil RoHS (Green Package)(Tube)
GPR25L322B-LS13x	Package Form - SOP 8L 209mil RoHS (Green Package)(Tape and Reel)

Note: x = 1 - 9, serial number.

15.2. Package Information

15.2.1. Package Outline for SOP 8L (209MIL)



15.2.1.1. Dimensions (Inch dimensions are derived from the original mm dimensions)

Unit	Symbol	Α	A 1	A2	b	C	D	E	E1	е	L	L1	s	θ
mm	Min.	-	0.05	1.70	0.36	0.19	5.13	7.70	5.18	-	0.50	1.21 0.	62	0
	Nom.	-	0.15	1.80	0.41	0.20	5.23	7.90	5.28	1.27	0.65	1.31 0.	74	5
	Max.	2.16	0.20	1.91	0.51	0.25	5.33	8.10	5.38	-	0.80	1.41 0.	88	8
inch	Min.	-	0.002	0.067	0.014	0.007	0.202	0.303	0.204	-	0.020	0.048 0	.024	0
	Nom.	-	0.006	0.071	0.016	0.008	0.206	0.311	0.208	0.050	0.026	0.052 0	.029	5
	Max.	0.085	0.008	0.075	0.020	0.010	0.210	0.319	0.212	-	0.031	0.056 0	.035	8

DWG. NO.	Revision	Refe	Janua Data	
DWG. NO.	Revision	JEDEC	EIAJ	Issue Date
6110-1406	2			





16. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Generalplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. GENERALPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, GENERALPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR A NY PURPOSE. GENERALP LUS reserves the right to halt production or all ter the specifications and prices at an y time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. milit ary equipment or medical life support equipment, are specifically not recommended without additional processing by GENERALPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.





17. REVISION HISTORY

Date	Revision	Description	Page
Jun. 06, 2014	1.3	Modify 15.1 Ordering Information.	36
Apr. 07, 2011	1.2	Modified description for RoHS compliance.	4
		2. Removed SFDP related description.	4,8,12,
			18
		3. Added CS# rising and falling time description.	8,22
		4. Modified tW from 40ms(typ.)/100ms(max) to 5ms(typ.)/40ms(max).	22,35
		5. Modified tCLQV(15pF loading) from 8ns(max) to 6ns(max)	22
		6. Modified tCHSH/tSHCH from 7ns(min) to 5ns(min).	22
		7. Added RDSCUR & WRSCUR diagram form.	30,31
Dec. 14, 2010	1.1	Add writer compatible information in section 1.1	4
Aug. 25, 2010	1.0	Original	40