

Hex digit	0	1	2	3	4	5	6	7
Decimal value	0	1	2	3	4	5	6	7
Binary value	0000	0001	0010	0011	0100	0101	0110	0111
Hex digit	8	9	A	B	C	D	E	F
Decimal value	8	9	10	11	12	13	14	15
Binary value	1000	1001	1010	1011	1100	1101	1110	1111

Figure 2.2 Hexadecimal notation.

Each hex digit encodes one of 16 values.

C declaration		Bytes	
Signed	Unsigned	32-bit	64-bit
<code>[signed] char</code>	<code>unsigned char</code>	1	1
<code>short</code>	<code>unsigned short</code>	2	2
<code>int</code>	<code>unsigned</code>	4	4
<code>long</code>	<code>unsigned long</code>	4	8
<code>int32_t</code>	<code>uint32_t</code>	4	4
<code>int64_t</code>	<code>uint64_t</code>	8	8
<code>char *</code>		4	8
<code>float</code>		4	4
<code>double</code>		8	8

Figure 2.3 Typical sizes (in bytes) of basic C data types.

The number of bytes allocated varies with how the program is compiled. This chart shows the values typical of 32-bit and 64-bit programs.

C declaration	Intel data type	Assembly-code suffix	Size (bytes)
<code>char</code>	Byte	<code>b</code>	1
<code>short</code>	Word	<code>w</code>	2
<code>int</code>	Double word	<code>l</code>	4
<code>long</code>	Quad word	<code>q</code>	8
<code>char *</code>	Quad word	<code>q</code>	8
<code>float</code>	Single precision	<code>s</code>	4
<code>double</code>	Double precision	<code>l</code>	8

Figure 3.1 Sizes of C data types in x86-64.

With a 64-bit machine, pointers are 8 bytes long.

63	31	15	7	0	
%rax	%eax	%ax	%al		Return value
%rbx	%ebx	%bx	%bl		Callee saved
%rcx	%ecx	%cx	%cl		4th argument
%rdx	%edx	%dx	%dl		3rd argument
%rsi	%esi	%si	%sil		2nd argument
%rdi	%edi	%di	%dil		1st argument
%rbp	%ebp	%bp	%bpl		Callee saved
%rsp	%esp	%sp	%spl		Stack pointer
%r8	%r8d	%r8w	%r8b		5th argument
%r9	%r9d	%r9w	%r9b		6th argument
%r10	%r10d	%r10w	%r10b		Caller saved
%r11	%r11d	%r11w	%r11b		Caller saved
%r12	%r12d	%r12w	%r12b		Callee saved
%r13	%r13d	%r13w	%r13b		Callee saved
%r14	%r14d	%r14w	%r14b		Callee saved
%r15	%r15d	%r15w	%r15b		Callee saved

Figure 3.2 Integer registers.

The low-order portions of all 16 registers can be accessed as byte, word (16-bit), double word (32-bit), and quad word (64-bit) quantities.

Type	Form	Operand value	Name
Immediate	$\$Imm$	Imm	Immediate
Register	\mathbf{r}_a	$R[\mathbf{r}_a]$	Register
Memory	Imm	$M[Imm]$	Absolute
Memory	(\mathbf{r}_a)	$M[R[\mathbf{r}_a]]$	Indirect
Memory	$Imm(\mathbf{r}_b)$	$M[Imm + R[\mathbf{r}_b]]$	Base + displacement
Memory	$(\mathbf{r}_b, \mathbf{r}_i)$	$M[R[\mathbf{r}_b] + R[\mathbf{r}_i]]$	Indexed
Memory	$Imm(\mathbf{r}_b, \mathbf{r}_i)$	$M[Imm + R[\mathbf{r}_b] + R[\mathbf{r}_i]]$	Indexed
Memory	$(, \mathbf{r}_i, s)$	$M[R[\mathbf{r}_i] \cdot s]$	Scaled indexed
Memory	$Imm(, \mathbf{r}_i, s)$	$M[Imm + R[\mathbf{r}_i] \cdot s]$	Scaled indexed
Memory	$(\mathbf{r}_b, \mathbf{r}_i, s)$	$M[R[\mathbf{r}_b] + R[\mathbf{r}_i] \cdot s]$	Scaled indexed
Memory	$Imm(\mathbf{r}_b, \mathbf{r}_i, s)$	$M[Imm + R[\mathbf{r}_b] + R[\mathbf{r}_i] \cdot s]$	Scaled indexed

Figure 3.3 Operand forms.

Operands can denote immediate (constant) values, register values, or values from memory. The scaling factor s must be either 1, 2, 4, or 8.

Instruction		Effect	Description
MOV	S, D	$D \leftarrow S$	Move
<code>movb</code>			Move byte
<code>movw</code>			Move word
<code>movl</code>			Move double word
<code>moivq</code>			Move quad word
<code>movabsq</code>	I, R	$R \leftarrow I$	Move absolute quad word

Figure 3.4 Simple data movement instructions.

Instruction	Effect	Description
<code>movz S, R</code>	$R \leftarrow \text{ZeroExtend}(S)$	Move with zero extension
<code>movzbw</code>		Move zero-extended byte to word
<code>movzbl</code>		Move zero-extended byte to double word
<code>movzwl</code>		Move zero-extended word to double word
<code>movzbq</code>		Move zero-extended byte to quad word
<code>movzwq</code>		Move zero-extended word to quad word

Figure 3.5 Zero-extending data movement instructions.

These instructions have a register or memory location as the source and a register as the destination.

Instruction	Effect	Description
<code>movs S,R</code>	$R \leftarrow \text{SignExtend}(S)$	Move with sign extension
<code>movsbw</code>		Move sign-extended byte to word
<code>movsbl</code>		Move sign-extended byte to double word
<code>movswl</code>		Move sign-extended word to double word
<code>movsbq</code>		Move sign-extended byte to quad word
<code>movswq</code>		Move sign-extended word to quad word
<code>movslq</code>		Move sign-extended double word to quad word
<code>cvtq</code>	$\%rax \leftarrow \text{SignExtend}(\%eax)$	Sign-extend <code>%eax</code> to <code>%rax</code>

Figure 3.6 Sign-extending data movement instructions.

The `movs` instructions have a register or memory location as the source and a register as the destination. The `cvtq` instruction is specific to registers `%eax` and `%rax`.

Instruction		Effect	Description
<code>leaq</code>	S, D	$D \leftarrow \&S$	Load effective address
<code>inc</code>	D	$D \leftarrow D+1$	Increment
<code>dec</code>	D	$D \leftarrow D-1$	Decrement
<code>neg</code>	D	$D \leftarrow -D$	Negate
<code>not</code>	D	$D \leftarrow \sim D$	Complement
<code>add</code>	S, D	$D \leftarrow D+S$	Add
<code>sub</code>	S, D	$D \leftarrow D-S$	Subtract
<code>imul</code>	S, D	$D \leftarrow D \cdot S$	Multiply
<code>xor</code>	S, D	$D \leftarrow D \wedge S$	Exclusive-or
<code>or</code>	S, D	$D \leftarrow D \vee S$	Or
<code>and</code>	S, D	$D \leftarrow D \& S$	And
<code>sll</code>	k, D	$D \leftarrow D \ll k$	Left shift
<code>shl</code>	k, D	$D \leftarrow D \ll k$	Left shift (same as <code>sll</code>)
<code>sar</code>	k, D	$D \leftarrow D \gg_A k$	Arithmetic right shift
<code>shr</code>	k, D	$D \leftarrow D \gg_L k$	Logical right shift

Figure 3.10 Integer arithmetic operations.

The load effective address (`leaq`) instruction is commonly used to perform simple arithmetic. The remaining ones are more standard unary or binary operations. We use the notation \gg_A and \gg_L to denote arithmetic and logical right shift, respectively. Note the nonintuitive ordering of the operands with ATT-format assembly code.

Instruction	Effect	Description
<code>imulq S</code>	$R[\%rdx]:R[\%rax] \leftarrow S \times R[\%rax]$	Signed full multiply
<code>mulq S</code>	$R[\%rdx]:R[\%rax] \leftarrow S \times R[\%rax]$	Unsigned full multiply
<code>cqto</code>	$R[\%rdx]:R[\%rax] \leftarrow \text{SignExtend}(R[\%rax])$	Convert to oct word
<code>idivq S</code>	$R[\%rdx] \leftarrow R[\%rdx]:R[\%rax] \bmod S;$ $R[\%rax] \leftarrow R[\%rdx]:R[\%rax] \div S$	Signed divide
<code>divq S</code>	$R[\%rdx] \leftarrow R[\%rdx]:R[\%rax] \bmod S;$ $R[\%rax] \leftarrow R[\%rdx]:R[\%rax] \div S$	Unsigned divide

Figure 3.12 Special arithmetic operations.

These operations provide full 128-bit multiplication and division, for both signed and unsigned numbers. The pair of registers `%rdx` and `%rax` are viewed as forming a single 128-bit oct word.

Instruction		Based on	Description
CMP	S_1, S_2	$S_2 - S_1$	Compare
<code>cmpb</code>			Compare byte
<code>cmpw</code>			Compare word
<code>cmpl</code>			Compare double word
<code>cmpq</code>			Compare quad word
TEST	S_1, S_2	$S_1 \& S_2$	Test
<code>testb</code>			Test byte
<code>testw</code>			Test word
<code>testl</code>			Test double word
<code>testq</code>			Test quad word

Figure 3.13 Comparison and test instructions.

These instructions set the condition codes without updating any other registers.

Instruction	Synonym	Effect	Set condition
<code>sete D</code>	<code>setz</code>	$D \leftarrow ZF$	Equal / zero
<code>setne D</code>	<code>setnz</code>	$D \leftarrow \sim ZF$	Not equal / not zero
<code>sets D</code>		$D \leftarrow SF$	Negative
<code>setns D</code>		$D \leftarrow \sim SF$	Nonnegative
<code>setg D</code>	<code>setnle</code>	$D \leftarrow \sim (SF \wedge OF) \ \& \ \sim ZF$	Greater (signed >)
<code>setge D</code>	<code>setnl</code>	$D \leftarrow \sim (SF \wedge OF)$	Greater or equal (signed >=)
<code>setl D</code>	<code>setnge</code>	$D \leftarrow SF \wedge OF$	Less (signed <)
<code>setle D</code>	<code>setng</code>	$D \leftarrow (SF \wedge OF) \ \ ZF$	Less or equal (signed <=)
<code>seta D</code>	<code>setnbe</code>	$D \leftarrow \sim CF \ \& \ \sim ZF$	Above (unsigned >)
<code>setae D</code>	<code>setnb</code>	$D \leftarrow \sim CF$	Above or equal (unsigned >=)
<code>setb D</code>	<code>setnae</code>	$D \leftarrow CF$	Below (unsigned <)
<code>setbe D</code>	<code>setna</code>	$D \leftarrow CF \ \ ZF$	Below or equal (unsigned <=)

Figure 3.14 The SET instructions.

Each instruction sets a single byte to 0 or 1 based on some combination of the condition codes. Some instructions have "synonyms," that is, alternate names for the same machine instruction.

Instruction		Synonym	Jump condition	Description
<code>jmp</code>	<i>Label</i>		1	Direct jump
<code>jmp</code>	<i>*Operand</i>		1	Indirect jump
<code>jz</code>	<i>Label</i>	<code>jz</code>	ZF	Equal / zero
<code>jnz</code>	<i>Label</i>	<code>jnz</code>	$\sim ZF$	Not equal / not zero
<code>js</code>	<i>Label</i>		SF	Negative
<code>jns</code>	<i>Label</i>		$\sim SF$	Nonnegative
<code>jg</code>	<i>Label</i>	<code>jnle</code>	$\sim (SF \wedge OF) \ \& \ \sim ZF$	Greater (signed >)
<code>jge</code>	<i>Label</i>	<code>jnl</code>	$\sim (SF \wedge OF)$	Greater or equal (signed >=)
<code>jl</code>	<i>Label</i>	<code>jnge</code>	$SF \wedge OF$	Less (signed <)
<code>jle</code>	<i>Label</i>	<code>jng</code>	$(SF \wedge OF) \ \ ZF$	Less or equal (signed <=)
<code>ja</code>	<i>Label</i>	<code>jnbe</code>	$\sim CF \ \& \ \sim ZF$	Above (unsigned >)
<code>jae</code>	<i>Label</i>	<code>jnb</code>	$\sim CF$	Above or equal (unsigned >=)
<code>jb</code>	<i>Label</i>	<code>jnae</code>	CF	Below (unsigned <)
<code>jbe</code>	<i>Label</i>	<code>jna</code>	$CF \ \ ZF$	Below or equal (unsigned <=)

Figure 3.15 The jump instructions.

These instructions jump to a labeled destination when the jump condition holds. Some instructions have "synonyms," alternate names for the same machine instruction.

Instruction		Synonym	Move condition	Description
<code>cmove</code>	S, R	<code>cmovz</code>	ZF	Equal / zero
<code>cmovne</code>	S, R	<code>cmovnz</code>	$\sim ZF$	Not equal / not zero
<code>cmovs</code>	S, R		SF	Negative
<code>cmovns</code>	S, R		$\sim SF$	Nonnegative
<code>cmovg</code>	S, R	<code>cmovnle</code>	$\sim (SF \wedge OF) \ \& \ \sim ZF$	Greater (signed >)
<code>cmovge</code>	S, R	<code>cmovnl</code>	$\sim (SF \wedge OF)$	Greater or equal (signed >=)
<code>cmovl</code>	S, R	<code>cmovnge</code>	$SF \wedge OF$	Less (signed <)
<code>cmovle</code>	S, R	<code>cmovng</code>	$(SF \wedge OF) \mid ZF$	Less or equal (signed <=)
<code>cmova</code>	S, R	<code>cmovnbe</code>	$\sim CF \ \& \ \sim ZF$	Above (unsigned >)
<code>cmovae</code>	S, R	<code>cmovnb</code>	$\sim CF$	Above or equal (Unsigned >=)
<code>cmovb</code>	S, R	<code>cmovnae</code>	CF	Below (unsigned <)
<code>cmovbe</code>	S, R	<code>cmovna</code>	$CF \mid ZF$	Below or equal (unsigned <=)

Figure 3.18 The conditional move instructions.

These instructions copy the source value S to its destination R when the move condition holds. Some instructions have "synonyms," alternate names for the same machine instruction.




Figure 3.25 General stack frame structure.

The stack can be used for passing arguments, for storing return information, for saving registers, and for local storage. Portions may be omitted when not needed.