

DIGITAL LOGIC

$$\left[\frac{\text{Min}}{3}, \frac{\text{Avg}}{5.5}, \frac{\text{Max}}{8} \right]$$

→ Logic Functions

→ Minimization

→ Design and Synthesis of
combinational Circuits

LOGIC FUNCTIONS

* Basic Properties of Switching Algebra:

$$\neg \text{Badalan var.} \rightarrow 1$$

$\neg \neg$ operators

$$\rightarrow \text{OR (+)}$$

$$\left\{ \begin{array}{l} \rightarrow \text{AND (\cdot)} \\ \rightarrow \text{NOT} (\neg) \end{array} \right.$$

AND	X	Y	X.Y
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1

binary

OR	X	Y	X+Y
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	1

$$\left\{ \begin{array}{l} \rightarrow \text{OR (+)} \\ \rightarrow \text{AND (\cdot)} \\ \rightarrow \text{NOT} (\neg) \end{array} \right.$$

$$\neg \text{NOT } X \Leftrightarrow X \rightarrow \text{untrue}$$

✓

* Basic Properties

1. Idempotency:

$$X \cdot X = X$$

$$X + X = X$$

$$X + 1 = 1$$

$$X \cdot 0 = 0$$

$$X \cdot 1 = X$$

2. Commutativity:

$$X + Y = Y + X$$

$$X \cdot Y = Y \cdot X$$

3. Associativity [LA = RAN RA]

$$(X + Y) + Z = X + (Y + Z)$$

$$(X.Y).Z = X.(Y.Z)$$

4. Complementation:

$$X + \overline{X} = 1$$

$$X \cdot \overline{X} = 0$$

5. Distributivity:

+ distributive over .

$$X \cdot (Y + Z) = X.Y + X.Z$$

$$X + YZ = (X+Y).(X+Z)$$

Summary No 0, 1 for Fast checking

* Complement Theorem:

* If we interchange:

$$\begin{matrix} & + & 0 & 1 \\ j & ! & \downarrow & \downarrow \\ i & ! & 0 & \end{matrix}$$

(will form complementation)
Dual: Principle of duality.

* SE → helps in designing electronic circuit.

* De-Morgan's law [Complementation]

$$\boxed{\begin{array}{l} \alpha + c = \alpha \cdot b \\ \alpha \cdot c = \alpha + b \end{array}}$$

→ Inverse & cancel
not allowed
in S.A.

$$\text{eg: } x + \bar{x}yz + x\bar{z}$$

- 6 literals
- 3 terms

eg: $f(a, b, c, \dots, z, 0, 1, \dots, +)$

* Properties for simplifying Switching Exp.

✓ Absorption:

$$x + xy = x$$

$$x \cdot (x + y) = x$$

$$x + \bar{x}y = x + y$$

$$x \cdot (\bar{x} + y) = xy$$

$$\therefore \boxed{xy = 0}$$

$$\overline{f(\bar{a}, \bar{b}, \bar{c}, \dots, \bar{z}, 1, 0, +)}$$

comp.
dual

$$\boxed{f(a, b, c, \dots, z, 1, 0, +, \dots)}$$

$$\boxed{\overline{f} \neq f_d}$$

* $\bar{f} \rightarrow f_d$
complement
the literals.

→ Every function can be represented as
canonical form.

* Canonical SOP

- Max Term : Product Term which contains variables or vars. as factors either in complement or in normal form.
- Sum of all minT = canonical SOP / disjunctive NF.

$$\text{eg: } \bar{x} + \bar{y} = \bar{x}\bar{y}$$

$$\begin{array}{c} \downarrow \\ \bar{f} \end{array}$$

$$x\bar{y} (f)$$

$$\bar{x}\bar{y} (f_d)$$

↓ dual

\bar{f}

VI

$$\begin{array}{l} \text{is distrib. over +} \rightarrow \text{Maths / SA} \\ + is distrib. over \cdot \rightarrow \text{SA} \end{array}$$

$$\begin{array}{l} a + bc + ac \rightarrow \text{SOP} \\ abc + \bar{a}bc \rightarrow \text{canonical SOP} \end{array}$$

$$f = \sum (1, 2, 4, 6) \rightarrow \sum (0, 1, 2, 3) : \text{AND}$$

↓ compact rep

* Canonical POS

$f \rightarrow \bullet \bullet \bullet$

* Max Term : Sum term which contains variables.

Product of all maxT = can. POS / conjunctive NF.

↓

$$g(a, b) = a + b \quad \checkmark$$

→ AND function.

$$g(a, b) = a + b \quad \checkmark$$

My Solution (Ans + FC)

$$f = \prod(000, 011)$$

$\boxed{\prod(0,3)}$ \rightarrow compact rep.

$$\overline{V_1} (\text{Ans in 3 vars})$$

$$\Sigma(2,3,5,6,7) \quad \prod(0,1,4)$$

[Ans & con. POS are not rep. of same Fctn] \boxed{VI}

* Standard circuit \rightarrow all terms

$$\therefore \pi y + z + \pi yz$$

$$\Rightarrow \pi y(z+\bar{z}) + (\pi + \bar{\pi})(y+\bar{y})z + \pi yz$$

Sols:

$$\begin{array}{ccccccc} \overline{J} & J & \dots & \overline{J} & n \\ K & \downarrow & & K & & & \end{array}$$

Kn raw inputs

* Functional Properties

- Many expressions represent same function but can: SOP POS: unique
- Masks: equivalent
if [SOP POS terms are identical] \boxed{VI}

* Number of functions

If n boolean variables, how many boolean functions?

$$\begin{matrix} 2^n \text{ rows} & \rightarrow 0 & 1 & 1 & 1 \\ & & 2 & 2 & 2 \end{matrix}$$

2^n functions ✓

$\Rightarrow K - \text{ary variables}$ (each var = K val.)

How many n-ary functions?
(each var. \rightarrow K val.)

* Karnaugh Functions

VI

No. of minterms = No. of maxTerms

$$m^{kn}$$

functions

Q How many boolean functions are possible with 3 boolean vars such that there are 3 minterms exactly?

$$\text{rows} = 2^3 = 8.$$

: Total minterms = 8.

* Venn Diagram Representation

$$\begin{bmatrix} 1^n \\ C_{2^n-1} \end{bmatrix}$$

No. of NF possible with n BV

$$8C_3$$

$$\therefore \text{Ans} = 8C_0 + 8C_1 + 8C_2 + 8C_3$$

* K variables (boolean vars.)
(m' minterms, Hmax)

$$\begin{bmatrix} 2^K \\ C_m \end{bmatrix}$$

Solve for rows out of 2^K rows.

$$\therefore \frac{\text{No. of ip combn}}{\text{(rows)}} = 8 \quad \therefore 3 \text{ var. F.}$$


$N \rightarrow 2^n$ Regions.

$\boxed{2^{2^n} \text{ ways to shade the ND}}$

Shade

→ any BF can be up. \rightarrow No shade

* Contact Rep.



$$A \wedge A \neq A$$

$$\checkmark A \uparrow B = B \uparrow A \quad (\text{Is commutative})$$

$$f = (AAB'C' + AABC + AABA + ABC + ABA + AC'C + AC'A).$$

* NOR : not OR (\Downarrow)

A	B	$A \vee B$	$A \uparrow B = \overline{A + B}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

* Mixed Functn:

$$f(f(x+y, y), z) \neq$$

* AND \rightarrow Not AND . (\uparrow)

A	B	$A \uparrow B$	$A \uparrow B = \overline{A \cdot B}$
0	0	1	1
0	1	1	0
1	0	1	0
1	1	0	0

$$\checkmark A \uparrow (B \uparrow C) \neq (A \uparrow B) \uparrow C \quad (\text{not associative})$$

$$\times$$

A	B	$A \vee B$	$A \downarrow B = \overline{A + B}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

$$\checkmark A \downarrow A \neq A$$

$$\checkmark A \vee B = B \vee A \quad (\text{Is commutative})$$

$$\exists A \vee (B \vee C) \neq (A \vee B) \vee C.$$

Not associative.

* EX-OR

- exclusive OR
- modulo 2 sum

A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

$$A \oplus B = \overline{AB} + \overline{A}B$$

$$\nabla A \oplus A \neq A . \quad A\overline{A} + \overline{A}A \Rightarrow 0 .$$

$$\nabla A \oplus B = B \oplus A$$

$$\exists A \oplus (B \oplus C) = (A \oplus B) \oplus C$$

(Both associative & commutative).

$$\rightarrow \text{Sum: } A=0, 1 \text{ & check.}$$

$$\Sigma (\overline{B} \oplus C) + (B \oplus C) \cdot 0$$

$$\overline{B} \oplus C = B \oplus C \text{ (LHS)}$$

\checkmark

* EX-NOR

winning case

A	B	$A \odot B$
0	0	1
0	1	0
1	0	0

$$A \odot B = \overline{AB} + AB$$

\rightarrow 2 bit comparators.

$$\nabla A \odot A \neq A . \quad (\text{duality rule}) .$$

$$\nabla A \odot B = B \odot A \quad (\text{commutative}).$$

$$\exists A \odot (B \odot C) = (A \odot B) \odot C$$

\checkmark

$$\boxed{B \odot C = \overline{B} \odot C = B \odot \overline{C} = B \oplus C}$$

\checkmark

$$\nabla \text{XOR } \oplus \rightarrow 1, \text{ for odd no. of 1's}$$

\checkmark

$$X-\text{NOR } 0 \rightarrow 1, \text{ for even no. of 0's}$$

$$\therefore \overline{B} \oplus C = B \odot C \text{ (LHS)}$$

$$\therefore \overline{B} \oplus C = B \odot C$$

$$\checkmark A \oplus B \oplus C = A \odot B \odot C$$

$$\overline{A \oplus B} = A \odot B$$

action w.r.t inputs:

XOR, XNOR are complements.

other odd inputs:

$$\overline{XOR} = XNOR$$

e.g.: $A \oplus B \oplus C \oplus D \oplus E = A \odot B \odot C \odot D \odot E$.

$$A \oplus B = \overline{A \odot B}$$

* 4V K-Map

EXOR, EXNOR

AB	00	01	11	10
CD	00	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

wire add diagonals

adjacencies.

$$\{+, \cdot, -\} \rightarrow FC$$

$$\{+, -\} \rightarrow FC$$

$$\{+, -, \cdot\} \rightarrow FC$$

$\rightarrow S(t) = F_C$, if we consider a set which is already FC.

\rightarrow

$\overline{S(t)} = F_C$

$\overline{F_C} = PFC$.

$$f(A, B) = \overline{A} + B = 1$$

$$f(C, B) = \overline{B} + B = 1$$

: kill B.

\checkmark present in odd no. of 1's = EXOR.

\checkmark no. of minT = no. of maxT.

must kill where no. of 1's odd = EXOR.

must kill where no. of 0's even = EXNOR.

* Min no. of NAND/NOR to design:

	NAND	NOR
EXOR	4	5
EXNOR	5	4

Page No. 16
Date _____
Topic _____

Page No. 17
Date _____
Topic _____

$$f(f(A, 0), B) = \overline{A} + B = A + B$$


$\{ + 0 \}$ derived } \curvearrowleft

* Dual Functions

$$f = f_d$$

e.g.: $f(A, B, C) = AB + BC + CA$.

$$\begin{aligned} f_d(A, B, C) &= (A+B)(B+C)(C+A) \\ &\Rightarrow AB + BC + CA \end{aligned}$$



(duality support
from / 1) \curvearrowleft

* Complement can be extracted from the
exp. (not derived).

\rightarrow EXOR \rightarrow NFC (eq. in NOTES)

$$\{\oplus, 1\}, \{0, 0\} \rightarrow \boxed{VI}$$

$$\downarrow$$

NOT

(* By definition
we consider NOT,
ab. not AND/OR).



$$\boxed{x \oplus y = \overline{x \odot y} = \overline{x} \odot y = x \odot \overline{y} = x \oplus \overline{y}}$$

$$\boxed{2^n C_{2^{n-1}} : NF}$$

V

SD

$$\boxed{2^{2^{n-1}} : SD}$$

SD

* Π n vars. : 2^n minterms


$$\text{No. of Pairs} = 2^{n-1} \quad (0, 1); (1, 0);$$

$$(2, 3); (3, 2)$$

\Rightarrow Choices in each pair :

$$\therefore 2^{2^{n-1}} \rightarrow \text{Total no. of SDF w.r.t. n B.}$$


vars. \curvearrowleft AUF.



* Say Dual Funtions are closed under complementation.

* Electronic Gates

- 2 Vats {H, L}



* AND → OR [Dual]

(PLS) (NLS)

* PLS & NLS are dual of each other.

* we follow PLS everywhere.

XOR = 0, No. of 1s are even.
XOR = 1, No. of 1s are odd.
XNOR = 0, No. of 0s are odd.
XNOR = 1, No. of 0s are even.

* MINIMIZATION of BF

- SOP can usually be represented by using a no. of exp

- [Min no of terms in SOP exp provided there is no other such exp with the same no of terms & longer intervals] \rightarrow minimum exp

- Redundant/ Irreducible: cont minimize further

* An redundant exp is not necessarily minimal, nor minimal exp is always unique

SE → 1 minimal SE (NOT TRUE).

* K-Map:

- modified form of IT.

[If K Map → 2ⁿ minT: 2ⁿ cells]

$\begin{array}{c} \text{xy} \\ \hline 00 & 01 & 11 & 10 \end{array} \rightarrow$ cyclic code.

0	0	2	6	4
1	3	7	5	2

[Gray Code]

* Cycle code Headings

→ 4 var K Map

y_2	00	01	11	10
00	0	4	12	8
01	1	5	13	9
11	3	7	15	11
10	2	6	14	10

→ decimal values.

- Σ covers $g = f$. f also 1 w/ other cells.
- Each SC → $(n-m)$ literals w/

in Var K-Map.

$$\Sigma(1, 5, 9, 13).$$

y_2	00	01	11	10
00	0	4	12	8
01	1	5	13	9
11	3	7	15	11
10	2	6	14	10

↓

4 - 2 = 2 literals.

∴ f covers g .

No. of Product Terms = No. of SubCubes
No. of Literals / Term = Size of SC
 $(n-m)$

VE

* Covering Functions

$g \rightarrow f$.

- g covers $g = f$. f also 1 w/ other cells.
- When $g = 1$, f also 1 w/ other cells.
- g contains all minterms present in f .

0	0	1
1	1	1
2	0	0
3	0	0

$[g \rightarrow f]$

No. of covering Functions = $2^{2^n - n}$.

\checkmark

[eg] → See that g in $Pg + g$ w/

↓

$[g \rightarrow f]$

- g is dominated by f .
- From f , we can derive g .

→ g is an implicant of f .

VE

When $g = 1, f = 1$

→ Rep of the
same function.


$$\text{eq: } f(ab+c) = ab + c \\ (f_1) \quad (f_2)$$

$$[f_1 \rightarrow f : f_2 \rightarrow f]$$

- Every SC is an implicant of F .



\checkmark $I \rightarrow SC$
 $PI \rightarrow$ can't be entirely part of
another SC.
 $EPI \rightarrow$ it covers atleast 1 Minterm of
 f which is not covered
by any other PI.



\checkmark $\rightarrow -EPI$
 \checkmark $\rightarrow -\text{Zero EPI}$

\checkmark Cyclic K-Map. \checkmark

* Don't care
- same IP's never occur
- same IP's never all NOT covered for some
IP combinations.

\rightarrow unspecified function
 $f_{\text{uncovered}} + f_{\text{DC}} = \{0, 1\}$

\checkmark , $K - DC$ combinations of f .

$f \xrightarrow{\text{replicate}} \text{class of } 2^K \text{ funcn}$

\checkmark Size of $SC \uparrow$ = minimization better.

\rightarrow our task is to choose a function having
minimizing output of these 2K functions
for minimization.

[See Pg 903 \rightarrow 2egs]

* If all 1s are covered by the EPI's,
then its an unique minimal EXP.



\checkmark Pg 81: How to find EPI / PI?

* If all 1s are covered by the EPI's,
then its an unique minimal EXP.



- See Pg 97 \Rightarrow PI Chart eq 4 ✓

* [EPIs cannot cover all 1's]

\downarrow
we didn't get

\downarrow
unique ME

- Solve Pg 98: (PI chart \rightarrow Cyclic Func.)

* A function has minT & mutually exclusive sum. It can't be made into Sum Dual.

$$\begin{bmatrix} 3 \rightarrow \text{sum in pair: } 7 \\ 4 \rightarrow \text{sum in pair: } 15 \end{bmatrix}$$

$$\boxed{\text{PI - EPI} = \text{RPI}}$$

* Check eq \rightarrow Pg 105, 106, 107


\downarrow
beautiful Qs

\checkmark

* \rightarrow

Ex: [Example: Pg 119]

\downarrow
on PI chart
Minimal Exps:



\checkmark

* Karnaugh Extended Maps (KEM)

- reduce K-Map size

Pg 108 \rightarrow 1 example

\Rightarrow minimization \rightarrow Eq. 110

[VI]

* minimal SOP is independent of w & y.
POS is also independent of w & y.

* What time, that

[with DCS]

min SOP \rightarrow f₁ ✓
min POS \rightarrow f₂

[VI]

diff b/w
same posn

SOP \rightarrow f₁
POS \rightarrow f₂

\therefore f not unique

\downarrow

\checkmark

VE

- * VCs are never included in the PI chart
- used in minimization, not maximization

$$\begin{array}{l} \checkmark 1 + 0 = 1 \\ 0 + 1 = 1 \\ 1 \cdot 0 = 0 \\ 0 \cdot 1 = 0 \end{array}$$

Design circuit
→ Time ↓
↓ Cost ↓

: We need to minimize T → fewer
cost → Na_gl gates

* DESIGN & SYNTHESIS OF

COMBINATIONAL CIRCUITS



$$\begin{aligned} & F(A, B, C, D) = AB + CD \text{ (CSOP)} \\ & \hookrightarrow \text{SA, AND-OR redz'n.} \end{aligned}$$

→ Design of digital circuit

[Gates: basic elements]

* FAN-in: No. of inputs to a Gate
FAN-out: No. of outputs of a Gate

AND OR NOT



EXOR EXNOR






→ Use 1 Single Gate & control combination
circuits

→ NAND/NOR

28

29

29

OR-ANDAND-ORNAND-NANDNOR-NOR

* We need to minimize [no. of Gates]

→ heat prodn ↓

→ cost/time ↓


→ Space ↓

i) Example → Pg 137 ✓
ii) Example → Pg 139 ✓




P	Q	\oplus	\ominus	\otimes	$\oplus\ominus$
0	0	0	1	0	0
0	1	1	0	1	1
1	0	1	0	0	1
1	1	0	1	0	0

* Why subtractor




EXNOR using NOR Gates




4.

EXOR using NAND Gates

NAND-NOR



$$D = P \oplus Q$$

$$B = \overline{P}Q$$




$$\overline{\overline{PQ}} \cdot Q = (\overline{P} + \overline{Q})Q = \overline{P}Q$$

Page 23
Date _____





* ~~first~~ $4 \times 1 \text{ MUX} \rightarrow 4 \text{ AND Gates}$


AND - OR real



∴ I_0 comes out; I_1, I_2, I_3 come out



\Rightarrow Flux is Functionally complete.



Implement EXOR using this flux.

$$\text{EXOR} = AB + \bar{A}\bar{B}$$



$$\therefore [I_1 = I_2 = 0; I_0 = I_3 = 1]$$

* $S_n, S_{n-1}, \dots, S_1, S_0$




$$f = E(I_0 S_0 + I_1 S_0 + I_2 S_1 + I_3 S_2)$$

Check \rightarrow Pg 151 (A example).

- Enable not used for function design in industry.

$$\begin{cases} E=0: & \text{No response} \\ E=1: & (\text{AND Gate receives } 1/\text{P} \text{ & gives } 1/\text{P}) \end{cases}$$



* Inputs of mux depend on select lines


Example → Pg 158

⇒ Cascading Multiplexor

~~→ Pg 160.~~

* Expansion of Mux:

8x1 Ram 2x1



Mx1 mux using nx1 mux.

1 mux → N lines

1 line → ($\frac{1}{N}$) devices

M lines → ($\frac{M}{N}$) D

($\frac{M}{N}$ line) → ($\frac{M}{N^2}$) D

($\frac{M}{N^2}$) line → ($\frac{M}{N^3}$) D

2x1 mux → 2 lines

1 mux → 2 lines

1 line → $\frac{1}{2}$ mux.

$$\frac{M}{N^K} < 1 \quad \boxed{\text{VI}}$$

$$K = \lceil \log_N M \rceil, \quad D = \sum_{k=1}^{N^K} \left(\frac{m}{n^k} \right)$$

∴ 8 lines → 4 mux (1 level)

4 lines → 2 mux (level 2)

2 lines → 1 mux (level 3)

+ mux (3 levels)

32x1 using 4x1

$$\frac{\log_2^k}{\log_2^n}$$

$$K = \log_{\frac{1}{2}} 32 = 5 \quad \checkmark$$


$$D = \frac{32}{4} + \frac{32}{4^2} + \frac{32}{4^3} = \underline{\underline{11}} \quad \checkmark$$

* You can build larger mux using small mux as building blocks.

Scalability of Mux

* Known Solutions


$\rightarrow 8 \times 1$ mux



Multiplexers

- one to many

- $I = \frac{I_x \cdot n}{2^n} Q_P S$, where $n = \text{No. of SL}$




[2 AND Gates]

- $O_0 = \overline{S_1 S_0} I$

$O_1 = S_1 S_0 \overline{I}$

$O_2 = S_1 S_0 \overline{I}$

$O_3 = S_1 S_0 I$



[Order not fixed]

\checkmark

→ SL: Successive multiplexing

S_1	S_0	00	01	02	03
0	0	I	0	0	0
0	1	0	I	0	0
1	0	0	0	I	0
1	1	0	0	0	I

- Remove OR Gate from Mux } Demux
- All inputs combining to 1 single input } Demux
- Two output lines will show I at the same time
- Used in construction of switches.

* Switch:




→ transmitting end



MUX

demux

* Switching:



if $M=0$, sc
 $M=1$, cc.


$$\begin{array}{l} \therefore A \rightarrow D_A \\ \bar{A} \rightarrow D_{\bar{A}} \end{array}$$

exor



* Decoder

- $n \times 2^n$ Decoder
- No Subtlines



- Demux \rightarrow Decoder ($I = 1$)

$$O_0 = \overline{S_1} S_0$$

$O_1 = \overline{S_1} S_0$

$O_2 = S_1 S_0$

$O_3 = S_1 S_0$

: all inputs
with \bar{S}_1 & S_0

active high
decoder

$$I_{eq} \rightarrow P_8 179$$


* see 1 Eq \rightarrow Pg 176 (Implementing Function with Decoder)

- In case of active low decoder, we NAND Gate outputs to (invert functions)
 \rightarrow Eq: Pg 175

: Implement any function in canonical SOP using OR.

$$1 \text{ Eq} \rightarrow P_8 175$$

* Decoder converts 1 code to another code.



{ 2421 \rightarrow 179
code
code


\rightarrow BCD \rightarrow excess 3
BCD \rightarrow 2421 ($S=9$)

* ROM implementation using Decoders

✓ HR.



ROM
matrix



2 ^{number}

- horizontal below vertical lines

- also burn the lines we don't want.

ROM = Decoder + Matrix

* Implementing functions using only decoders
- see 1 eg: Pg 184

b) Function $f(x)$ → $n \times 2^n$ decoder
Var
- No. of incoming lines
 $= 2^n$.
- No. of outgoing lines
 $= m$.

∴ $2^n + m$ → connections

* Implementing functions using decoder + MUX

decrease the no. of connections
- Links stay constant, but connections ↓

eg → Pg 187

DAC	MUX	CONNECT.	LINKS
10	—	$2^{10} + 1$	1024

$$= 1025$$

$$25 + 25$$

$$= 64$$

5

5

5

4

6

6

3

7

7

$$2^4 + 2^6$$

$$1024$$

$$= 80$$

$$2^3 + 2^7$$

$$1024$$

$$\Rightarrow 136$$

✓ HR

If we increase mux capacity ↑,
connections reduce ↓, No. of links ↓.
Optimality should be maintained.


* Enable inputs in decoders are used for expansion of decoders.

→ Decoder decides which of P lines is to be selected.

VE

Keg → PQ 303

* Constructing 6×64 using 3×8 .



$$O_3 = (I_1, I_0)E$$

E_{S_1}
 S_0
 $(I_1)(I_0)$

$$\begin{aligned} 1D &\rightarrow 8 \text{ lines} \\ 1 \text{ line} &\rightarrow (1/8)D \\ \Rightarrow 64 \text{ lines} &\rightarrow 8D \end{aligned}$$

$$8 \text{ lines} \rightarrow 8/8 = 1D$$

* Constructing 3×8 using 1×2 decoder.


Construct log n × m decoder using $1 \times n$ decoder.

$$1D \rightarrow n \text{ lines}$$

$$1L \rightarrow (1/n)D$$

$$\Rightarrow m \text{ lines} \rightarrow (m/n)D$$

enable



(Go in this flow while designing).

$$\frac{m}{nk} \leq 1$$

$$[K \geq \log m]$$



1eg₈ → Pg₂₀₈

* For expansion of decoder in another way:

1eg₈ → Pg₂₁₀


$$4(3 \times 8) + 1(2 \times 4) = (5 \times 32) \text{ decoder}$$

i) $A_2 = 0$, D_1 will be selected.
 $A_2 = 1$, D_2

∴ Increase the word size (no. of words).

[No. of words / Address Range ↑]
 Word size constant.

* expand word size.



$$\text{Size of ROM} = 4W \times 8 \text{ bits}$$

$$4W \times 32B$$

- first remains the NOT Gate
- 1 dig → Pg₂₁₄

Convert into $2^W \times 8$ bits
 {Address Expansion}

word address

Page No. 49 Date _____

- at any period, one I/P is activated.

VI

Decoder: select one of the OP lines
Encoder: select one of the I/P lines

- connect 1 NS to another NS




- Priority Encoder:
↓
↓

- Non-Priority Encoders: don't support simultaneous activation.

Priority Encoder:
↓
↓

main interrupt service

service




CPU

$\therefore I_0, I_1, I_2, I_3 \rightarrow B_1, B_0$

Interrupt

service

$\therefore I_3 > I_2 > I_1 > I_0$. [Priority]



$S = \bar{A} - \bar{D} / S = A - 1$

(we doubt that S shows always 0/
not: use Test Vector)

$\text{Req} \rightarrow \text{Pg } 225$

* Hazard

- Temporary (Column Delay).

Permanent $\rightarrow \text{SC}(1)$

X

Y

S

C

0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

- $\bar{A}\bar{B} \rightarrow \bar{A}\bar{B}$ circuit.
- need to add 2 bits



* Half Adder

→ Test whether adder is working



single fault analysis
[made of p dependent on that
particular path].

→ Test Vector

$$S = X \oplus Y, C = XY$$



[AND/NAND $\rightarrow 1$
OR/NOR $\rightarrow 0$]



* Full Adder

- Add 3 bits

X	Y	Z	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	1	1
1	1	1	1	1


$$S = X \oplus Y \oplus Z$$

$$C = XY + YZ + XZ$$

$$\begin{aligned} S &= X \oplus Y \oplus Z \\ C &= Z(X \oplus Y) + XY \end{aligned}$$


C → any two of 3 bits should be 1.

$$2 HA \rightarrow FA$$




∴ It waits for C₁ ... starvation.

$$S = X \oplus Y \oplus Z$$




* Ripple Carry Adder

- Adding a 4 bit no.s (CG)



Drawback: Takes a lot of Time



* Scanning Look Ahead Address

$$C_1 = C_0(A \oplus B_0) + A_0 B_0$$

$$\begin{cases} G_i = A_i B_i \\ P_i = A_i \oplus B_i \end{cases} \rightarrow \begin{array}{l} \text{Generator mustn'} \\ \text{propagation funds'}. \end{array}$$

$$\therefore C_1 = C_0 P_0 + G_0$$

$$C_2 = C_1 P_1 + G_1$$

$$C_3 = C_2 P_2 + G_2$$


$$C_4 = C_3 P_3 + G_3$$

$$\begin{aligned} & \therefore C_1 = C_0 P_0 + G_0 \\ & C_2 = C_0 P_0 P_1 + G_0 P_1 + G_1 \\ & C_3 = C_0 P_0 P_1 P_2 + G_0 P_1 P_2 + G_1 P_2 + G_2 \\ & C_4 = C_0 P_0 P_1 P_2 P_3 + G_0 P_1 P_2 P_3 + G_1 P_2 P_3 + \\ & \quad G_2 P_3 + G_3 \end{aligned}$$



∴ Only Terms depend indirectly on the inputs, not on other address.

- No Ripping Effect.



Drawback
→ complex
carry
(but faster)

 $C_3 \Rightarrow$ consider propag. through $S-0, 1, 2$
 $\overline{G_1}$ generated in $S-0$ & prop. through
 $S_4 - S_2$ $\overline{G_1}$ generated in $S-1$ & prop
through S_2 or generated in $S-2$.

5
4
3
2
1

$$(A_1 \oplus B_1)(A_2 \oplus B_2) = 1$$


$$\therefore C_{full} = 1 \quad [A = B]$$

$$x_1 = A_1 \oplus B_1 \quad [A_2 = A_1] \quad [B_2 = B_1]$$

$$x_2 = A_2 \oplus B_2$$

$$\begin{aligned} 4 \text{ bit comp.} &= 2^8 = 256 \text{ combns.} \\ 3 \text{ bit comp.} &= 2^6 = 64 \text{ combns.} \\ 2 \text{ bit comp.} &= 2^4 = 16 \text{ combns.} \end{aligned}$$

- compare with signed no.
- * 8-bit comparators
- carry still remains to all other adders
- see Pg 243 (How it works)



O/P YUV
59 148

- using LFA, we need to add 2 nos.
- shift register

* Serial Address

Hybrid Address

* with a 16 bit LA address

* 32 bit LA address

A₉ A₇ A₆ A₅
B₉ B₇ B₆ B₅
S₉ S₇ S₆ S₅

C₄ C₃ C₂ C₁
A₄ A₃ A₂ A₁
B₄ B₃ B₂ B₁
S₄ S₃ S₂ S₁

* Mix of both (CLA & RGA).

* Hybrid Address

Case 2 (A > B)

$$\boxed{A_2 \bar{B}_2 + (A_2 \bar{B}_2)(\bar{A}_1 B_1) = 1}$$

Case 3 (A < B)

$$\boxed{\bar{A}_2 B_2 + (A_2 \bar{B}_2)(\bar{A}_1 B_1) = 1}$$

* 3, 4 bit comparators

$$X_1 = A_1 \bar{B}_1,$$

$$X_2 = A_2 \bar{B}_2$$

$$X_3 = A_3 \bar{B}_3.$$

→ 3 bit comp.

• A = B

$$X_1 X_2 X_3 = 1$$

• A > B

$$A_3 A_2 A_1$$

$$B_3 B_2 B_1$$

$$\boxed{A_3 \bar{B}_3 + X_3 A_2 \bar{B}_2 + X_3 X_2 A_1 \bar{B}_1 = 1}$$

• A < B

$$\boxed{\bar{A}_3 B_3 + X_3 \bar{A}_2 B_2 + X_3 X_2 \bar{A}_1 B_1 = 1.}$$

↙

* Analyzing all the cases of comparators
- For n bit comparison: (2ⁿ bits)
: 2²ⁿ → total combn. ✓

A = B

: 2ⁿ combinations.

• A < B : 2^{2n - 2n} comb.

• A > B : 2^{2n - 2n} comb.

* Time complexity of Ripple Carry Adder:
 $\Theta(nTFA) = \Theta(n)$

* Time complexity of carry lookahead adder:

$$\Theta(\log n)$$

where, n : size of input (no. of bits)
K : FAN-in of AND Gates.


$$\boxed{T = \Theta(\log n + \log^2 n)}$$

where, a : FAN-in of OR Gate.
b : FAN-in of AND Gate.



$$Q_{n+1} = f(S, R, Q_n)$$

↓
next state
↓
present state

Q_n : present state



- Latch used to build FF



- FlipFlop: a state (Q, \bar{Q})

BB of RAM \longleftrightarrow FlipFlop


↳ flip-flop building block of memory

↳ flip-flop: a state (Q, \bar{Q})

BB of RAM \longleftrightarrow FlipFlop

↳ flip-flop building block of memory

↳ flip-flop: a state (Q, \bar{Q})



* SEQUENTIAL CIRCUITS

char. Table

64

65
66

S	R	Qn	Qn+1
0	0	0	0 { latch mode }
0	1	0	1 { reset }
1	0	1	0 { set }
1	1	0	1 { Invalid }
1	1	1	0 { Z }

$$Q_{n+1} = S + \overline{R} Q_n \quad \text{char Eqn.}$$



Excitation Table

S	Qn+1	S	R
0	0	0	0, 1
0	1	1	0
1	0	0	1
1	1	0	0.

Function Table

S	R	Qn+1
0	0	Qn
0	1	0
1	0	1

S	R	Qn+1
0	0	Qn
0	1	0
1	0	1



+ve level

+ve edge

+ve edge



+ve level

+ve edge



-ve level

-ve edge

-ve edge

* TFF activates/reacts to +ve during +ve
edge → +ve level triggered

-ve level

-ve edge

→ Reset Pg 267 / Pg 269 for eq : disturbance ↓
→ Edge triggered: disturbance won't affect much

* JK Flip Flop

- JK flip flop same as SR flip flop.
- also for $J = K = 1$

Function Table:

J	K	$Q_n + 1$
0	0	0
0	1	1
1	0	1
1	1	0 [Complement]

i.e. Q Table

Q_n	Q_{n+1}
0	0
0	1
1	1
1	0 } Toggle


$$Q_{n+1} = \overline{J}Q_n + \overline{K}Q_n$$

Excitation Table

Q_n	Q_{n+1}	J	K
0	0	0	0
0	1	0	1
1	0	1	0
1	1	1	1


* State diagram (from excitation table)

(0,0)



* T-Flip Flop

- Latching & Complementation (Toggle).



T



$$T = 0/1$$

- No feedback.
- Correctly manage propagation delay.

$$Q_{n+1} = D$$

D	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

$$Q_{n+1} = T \oplus Q_n$$

* Excitation Table

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

* Char Table

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

T Q_{n+1} \rightarrow latch
 0 Q_n \rightarrow Toggle

* J-K Flip Flop (Clock)



JK $\rightarrow 01/10$ (2 pass.).

D	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0


D	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

* Excitation Table

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

q_n	q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

→ Dashed in various apps, like counters



→ Dashed in various apps, like counters

* Counters

- Need to count clock cycles
- Accurate timing & control signals
- FF & D flip-flop mostly used

* NUMBER SYSTEM

- How we represent/ count no's.

- Base n = n digits

- Every digit must be represented with a single literal
- All digits must be less than the base

* Intro to FF conversion

- Get the Char. Table of the target FF.
- Replace the next state using Excl. of the given FF

$$\text{eg: } (0126)_6 \quad X$$

* Conversion to base 10

$$(abc)_k = (a \cdot k^2 + b \cdot k + c)_{10}$$

$$(123)_7 = 1 \cdot 7^2 + 2 \cdot 7^1 + 3 \cdot 7^0 = (66)_{10}$$

$$(1010)_2 \Rightarrow (10)_{10}$$

↓
 1
 2
 5
 10 →

Easy Method

$$1 \times 2 + 0 = 2$$

$$2 \times 2 + 1 = 5$$

$$5 \times 2 + 0 = 10$$

* Conversion from Base 10

$$- \quad (11)_{10} = 2 \begin{array}{r} 11 \\ 2 \end{array} \begin{array}{r} 1 \\ 2 \\ 2 \\ 2 \end{array} \begin{array}{r} 1 \\ 1 \\ 0 \\ 0 \end{array} = (1011)_2$$

$$\Rightarrow (1056)_{16} \rightarrow (\)_2$$

$$16^2 = 2^4$$

\Rightarrow Every digit in base 16, has to be represented by 4 digits in Base 2.

- Shifting Start from LSB.

1 eg \rightarrow Pg 305

NUMBER SYSTEM

$$\cdot \underline{33} = 271$$

- Every 3 digit in Base 3, has to be repr. in 1 digit in Base 2.

* From Decimal to Binary:

→ Convert to big base & then base 2.

⇒ Max value of $B-2$, when converted to Base 10.

$$\underline{1} \underline{1} = 3 \quad 2^2 - 1$$

$$\underline{1} \underline{1} \underline{1} = 7 \quad 2^3 - 1$$

$$b^n - 1$$

where, b = base
 n = no. of bits

Example — Pg 310

$$2^n - 1 = 4^{10} - 1$$

Date:	10/10/2023
Page No.:	3
Year:	2023

\Rightarrow 10 digit — Base 4

\downarrow
(to be represented in)
? \downarrow Base 2

$$\boxed{n \geq 10 \log_2 4}$$

\Rightarrow Base 2
 \rightarrow 1s comp. $[2^n - 1] - n$
 \rightarrow as comp $[2^n - n]$
 \rightarrow radix popular diminished
 { comp. radix comp. }

Refer 1 example \rightarrow Pg 316

\rightarrow Always check sender's list.

\rightarrow Base/Radix of any no. can't be negative.

* Complementary Number System

- We can do subtraction also with the addition circuit.

\rightarrow Complementary no. System

\rightarrow diminished radix complement

$$\boxed{[b^n - 1] - n}$$

\rightarrow radix compliment $\boxed{[b^n - n]}$

$$\rightarrow w - n = w + \bar{n}$$

complement (DR / R).

VI

$$\begin{cases} b-1 \text{ s comp. } \Rightarrow \bar{n} = (b^n - 1) - n \\ b^n \text{ comp. } \Rightarrow \bar{n} = b^n - n \end{cases}$$

* In diminished Radix complement
 $(b-1)s$ complement

↳ 2 representations of 0.

$$\text{eg: } \begin{array}{r} 0000 \dots 0 \\ 1111 \dots 1 \end{array} \rightarrow 0 \quad \left\{ \begin{array}{l} \text{Base 2} \\ \text{Base 2} \end{array} \right.$$

disadvantage

$$\text{eg: } \begin{array}{r} 000 \dots 0 \\ 999 \dots 9 \end{array} \rightarrow 0 \quad \left\{ \begin{array}{l} \text{Base 10} \\ \text{Base 10} \end{array} \right.$$

* In radix complement, only one representation of 0.

$$\boxed{\begin{array}{l} (b-1)s \rightarrow 2 \text{ patterns of 0} \\ bs \rightarrow 1 \text{ pattern of 0} \end{array}}$$

* Subtraction in diminished Radix ($b-1$ s) complement

$$\begin{aligned} & \Rightarrow x + y \\ & \Rightarrow x + b^n - 1 - y \\ & \Rightarrow b^n - 1 + (x - y) \quad [\text{Carry not visible}] \\ & \Rightarrow b^n - 1 - (b^n - 1 + x - y) : x - y < 0 \\ & \Rightarrow - (x - y) \end{aligned}$$

~~see eg: Pg 341 (same no. of bits)~~

* Subtraction in radix complement
 $(b-1)s$ complement

→ bs complement

$$\begin{aligned} & x + y \\ & \Rightarrow x + (b^n - 1 - y) \\ & \Rightarrow b^n - 1 + (x - y) \end{aligned}$$

get rid of this: $b^n \rightarrow$ just around carry

→ $(b-1)s$ complement.

case 1: $(x - y) \geq 0$
 we get carry: discard carry
 and add 1 ↗

case 2: $(x - y) < 0$
 add $(b-1)s$ comp. of the result
 and negate it (signed repr.).

Notes Pg 346

$$\begin{aligned} & \Rightarrow x + y \\ & \Rightarrow x + (b^n - 1) \\ & \Rightarrow b^n + (x - y) \quad \text{if, } x - y \geq 0 \\ & \text{or} \\ & \rightarrow \text{ignore this.} \end{aligned}$$

[x s compliment \rightarrow 1's compliment]

- no end around carry

unsigned	signed mag.	1's	2's
000	0	0	0
001	1	1	1
010	2	2	2
011	3	3	3
100	4	-0	-4
101	5	-1	-2
110	6	-2	-3
111	7	-3	-2

unsigned numbers \rightarrow 1's comp.

$\left. \begin{array}{l} \text{eg. } 0101 \rightarrow +ve \\ 1001 \rightarrow -ve \end{array} \right\} \text{signed: }$

$\left. \begin{array}{l} \text{signed representation:} \\ \text{SM, 2's} \end{array} \right\}$

* binary numbers

unsigned numbers

Signed numbers

Signed mag.

1's comp.

Signed 2's comp.

* 14. \rightarrow Integer } Fixed point rep.
135 \rightarrow Fraction }

10.14 \rightarrow Floating point rep.

Page No.: 6
Date: 10/10/2018
Yours,

Page No.: 7
Date: 10/10/2018
Yours,

* Signed Magnitude:

Drawbacks

- $100 = -0 \rightarrow 0$
- $000 = +0 \rightarrow 0$
- Inv. of 0

- Add & Subtract takes separate h/w & complex.

• Trade → weighted
→ unweighted

eg: 2s

$$\begin{array}{r} 1 \ 1 \ 1 \\ - 3 \ 2 \ 1 \\ \hline - 1 \ 0 \end{array}$$

$$1 = -4 + 2 + 1 = -1$$

eg: 5

$$(-1)^S \times (\text{Mag.}) = \text{SM} \cdot w$$

• Range of 2s $>$ Range of 1s /
Range of comp.

n bits

- * 1s complement [most popular]
 - range is more
 - only 1 comb. of 0
 - same h/w for add & subtr & no wd around carry w

$$\underline{\text{Pg 359, 360}} \rightarrow \underline{1 \text{cg}}$$

SM: weighted
1s: non-weighted
2s: weighted

$$\begin{array}{l} \text{Range of SM} = -(2^{n-1}-1) \text{ to } 2^{n-1}-1 \\ \text{Range of 1s} = -(2^{n-1}-1) \text{ to } 2^{n-1}-1 \\ \text{Range of 2s} = -2^{n-1} \text{ to } 2^{n-1}-1 \end{array}$$

8 bit magnitude

11111101

Extraction

$1101 \leftarrow -3$

101

e.g. 11101

~~ans 1.~~

we can do it all the 1's will we get
if you have a chain of bits in the MSB

* ~~less comp~~

- look at MSB, & copy it in first 4 bits

1111001

$-6: 11111001$

$+6: 00000110$

* Is complement

28

10000110

e.g. 1110

sign MSB
we can, we have the sign bit & put
in sign MSB, when we want to

8 bit magnitude

00000110

0110

truncation.

Sign Bit Extraction

{ T - 3 4 3 - T }

2S: [-, +]
1S: [-, +]
SM: [+, -]

as: n = 34

* Overflow:

- If we add two n bits, result will be maximum $(n+1)$ bits.

- lesson is which the result can't be fit into the space we are given.

→ Unsigned

Carry indicates overflow.





$$\underline{[1 \text{ eg } 11111111 + 11111111 = 111111111]}$$

→ Signed

Overflow is indicated by 2 cases :

1 When 2 +ve nos. are added, & the result is -ve.

2 When 2 -ve nos. are added, & the result is +ve.



where, C_out : (Overflow)
 $C_{in} = C_{out}$: (no overflow).

$$SC \begin{cases} 2421 \\ 3321 \\ 2421-1 \\ 631-1 \end{cases}$$

$$GCG \begin{cases} 1010 \\ 1100 \\ 0110 \\ 1001 \end{cases}$$

$$E3 \begin{cases} 1010 \\ 1100 \\ 0110 \\ 1001 \end{cases}$$

(sequential) (SUV comp)	(sequential) (SUV comp)
8421	3321

0	0000
0	0001
0	0100
1	0101
0	0110
0	0111
0	1010
1	1000
0	1100
0	1101
1	1010
0	1110
0	1111
9	1001
10	1011
10	1100
10	1101
10	1111

excess 3 weighted

- 8421

3 → 0011/0100/1000.

(choose smallest among them).

- 5? as comp = 4



2010 ← 1s 0101

• $\{8421 \rightarrow \text{SC code}\}$

→ If a code has to be SUV complementing the sum, then it has to be 9, but reverse, not always true



→ PGS

✓

⇒ Code SUV complementing

Excess 3	Yes
8421	No
3321	Yes ✗

→ if abcd is SC,

then $a+b+c+d = 9$

but reverse always not true.

• $8421 \rightarrow \text{not SC, sequential}$
 $\text{Excess 3} \rightarrow \text{SC, sequential}$
 $3321 \rightarrow \text{SC}$

Excess 3

• $8421 = 3 \rightarrow 0$
 $1100 = 12 \rightarrow 9$



→

if no → n digits

i.e. $n \times 4 = 4n$ digits (BCD).

True

* BCD Addition:

- Add 6 for correction when:
 - (i) carry
 - (ii) invalid

Xeg → Pg 8 ✓

* Excess 3 Addition:

VI

Rule 1: If carry occurs, add correction (+3)

Rule 2: If carry doesn't occur, subtract (-3).


Xeg → Pg 9 ✓

* Gray code:

VI

Gray code takes less bits than BCD

$d=1$	0000	: 0
	0001	: 1
	0011	: 2
	0010	: 3
	0110	: 4
	0111	: 5
	0101	: 6
	0100	: 7
	1100	: 8
	1101	: 9
	1111	: 10
	1110	: 11
	1010	: 12
	1011	: 13
	1001	: 14
	1000	: 15



$$\left(\frac{1}{2^d} \right)$$

4-bit Gray code:

* Binary to Gray & Vice-Versa

2) Gray → Binary

1) Binary → Gray :

$$B_4 = \underline{\underline{1100}}$$

$$\underline{\underline{1010}} \checkmark$$

$$\begin{aligned} B_{No} : & b_4 \ b_3 \ b_2 \ b_1 \\ \text{Gray} : & g_4 \ g_3 \ g_2 \ g_1 \end{aligned}$$

$$\left[\begin{array}{l} G_4 = B_4 \\ G_3 = B_4 \oplus B_3 \\ G_2 = B_3 \oplus B_2 \\ G_1 = B_2 \oplus B_1 \end{array} \right] \times$$

$$\begin{aligned} G_4 &= G_4 \\ B_3 &= G_4 \oplus G_3 \\ B_2 &= G_4 \oplus G_3 \oplus G_2 \\ B_1 &= G_4 \oplus G_3 \oplus G_2 \oplus G_1 \end{aligned}$$

$$- 1 \text{ eq} = \text{Pg 16.} \checkmark$$

$$\begin{array}{c} B_4 \\ B_3 \\ B_2 \\ B_1 \end{array} \xrightarrow{\quad} \begin{array}{c} \downarrow \\ \text{D} \\ \downarrow \\ \text{D} \\ \downarrow \\ \text{D} \end{array} \xrightarrow{\quad} \begin{array}{c} G_4 \\ G_3 \\ G_2 \\ G_1 \end{array}$$

* Error Detection:

→ If code from NVR → NVR, impossible to detect such error.

→ 1 bit error

→ If to detect 1 bit error, the dist. b/w every 2 valid codes must be atleast 2.


→ See 1 eq: Pg 19

\therefore bits should be at least $(t+1)$

$$\Rightarrow HD = t+1 \quad \checkmark$$

$$\therefore 2^P \geq (m+p+1) \quad \underbrace{\text{total cases}}$$

* Error Correction



1 bit error: want a 1.
 \therefore as code = 1.



\therefore 0, 1, 2, 3

cg: send 4 bits msg:

$$m = 4, P = 3$$

$$2^3 \geq 3 + 5$$

Total 7 bits required \checkmark

$$\Rightarrow \text{See Neg: Pg 28-29/30-31} \quad \checkmark$$

* Floating Point conversion

\Rightarrow Binary No. \rightarrow Decimal

$$5 \frac{1}{2} \rightarrow 1$$

$$1 \cdot 10 \cdot 10^1$$

$$2^{-2} 2^{-1} 2^0 2^1 \rightarrow 2^{-3}$$

$$\Rightarrow 6.625$$

* Hamming Code

- 4 bit error correction code

* Fraction \rightarrow Binary no.

$$\begin{array}{r}
 0.25 \\
 0.25 \\
 0 \leftarrow 0.5 \\
 0.5 \\
 1 \leftarrow 1.0 \\
 \Rightarrow 0.01 \\
 [\text{Eg - Pg 34}]
 \end{array}$$

- For some floating point no.s, binary no. not possible always
- as no.s between [0, 1]
- But, 2^n combinations out of n bits

Floating Point Representation

$\Rightarrow 4.5$

\downarrow

S E M

Normalisation: Just 1 representation for many numbers.

- Put the radix point to the left of first 1.

100.1

0.1001×2^3

Explicit Normalisation

$$\boxed{\text{bias} = 2^{n-1}}, \text{ where } n = \text{exponent bits}$$

$$0.101 \times 2^{-12} \rightarrow \text{Explicit Normalised}$$

$$M = 1010$$

$$E = -2 + 16 = 14$$

$$S = 1$$

\downarrow Bias

To convert back into decimal

$$[-1]^S \times 0.M \times 2^{E-\text{bias}}$$

$$100.111$$

$$1.00111 \times 2^2$$

[Move the RP to MSB, & place it to the right of it.]

Conversion

$(-1)^S \times 1.M \times 2^{E-bias}$: Implicit Norm.

(Move the RP to MSB, & place it to the right of it)

$(-1)^S \times 0.M \times 2^{E-bias}$: Explicit Norm.

(Move the RP to MSB, & place it to the left of it)

1eg = Pg 44.

$$- 1.11111111 \rightarrow 1 + \left[1 - \frac{1}{2^8} \right]$$

\swarrow

$$0.11111111$$

[E↑ range ↑
M↑ accuracy ↑]

1eg = Pg 47.

$0.$
 [no. closed to 0: densely packed
away from 0: sparsely packed]

ab

Page No. 24

Date

Year

Mantissa \rightarrow normalized SM form.

True Exp = Biased Exp - bias

*	S	E	M
	1	K	$n-1-K$

$$\text{Bias} = 2^{K-1} - 1$$

* IEEE Standards

- 1985 standard

→ Single Precision : 32 bits

→ Double Precision : 64 bits

* Single Precision (32)

S	E	M
1	8	23


$\brace{32 \text{ bits}}$

- Exam 127

S(1)	E(8)	M(23)	Value
0/1	000...0	000...0	± 0
0/1	111...1	000...0	$\pm \infty$
0/1	$1 \leq E \leq 254$	XXX...X	Implicit NF.
0/1	E=0	M ≠ 0	Fractional
0/1	255	M ≠ 0	NAN.

$$\text{Imp. NF} = (-1)^S \times 1 \cdot M \times 2^{E-127}$$

$\frac{\text{fractional}}{M} = (-1)^S \times 0 \cdot M \times 2^{-126}$



* Double Precision (64).

S	E	M
1	11	52

64.

- Excess 1023

S(1)	E(11)	M(52)	Value
0/1	E=0	M=0	± 0
0/1	E=2047	M=0	$\pm \infty$
0/1	$1 \leq E \leq 2046$	M=XXX...X	INF
0/1	E=0	M ≠ 0	F
0/1	2047	M ≠ 0	NAN

$$\text{INF} = (-1)^S \times 1 \cdot M \times 2^{E-1023}$$

$$F \rightarrow (-1)^S \times 0 \cdot M \times 2^{-1022}$$

Leg → Pg 56

* If we multiply n bits:
Want space for result: $O(2n)$.

{ No. of Add's = no. of 1's in multiplier.
 { No. of Shifts = no. of bits in multiplier.
 → Partial Sum Method.

∴ Booth algo better.

- Any sequence/block of 1s can be written as a diff b/w 2 nos, and these are powers of 2.

$$0111 \dots 11 \dots 0 = 2^{j+1} - 2^i$$


BA decreases no. of addition

00 - ARS
10 - RE @ 1s (A-M, ARS)
11 - ARS
01 - LE @ 1s (A+M, ARS)

No. of steps = No. of bits in multiplier

Start

$A \leftarrow 0, Q \leftarrow 0$
 $M \leftarrow \text{Multiplicand}$
 $A \leftarrow \text{Multiplier}$
 $\text{Count} \leftarrow n$




Pg 64-65 - 1eg

* SEQUENTIAL CIRCUITS

- Synchronous

- same clock applied to all other FFs.




Prop. Delay

$$T_{pdSyn} = T_{FF} + T_{comb}$$

$$T_{CLK} > T_{pdSyn}$$

- Faster

- Asynchronous



$\text{C/p of FF} = \text{i/p clock to next FF}$

$$T_{\text{pdasyn}} = N \times T_{\text{FF}} + T_{\text{comb}}$$

* Shift Counter $\xrightarrow{\text{Synchronous}}$


- 1) $I_i = Q_{i-1}$; $I_1 = Q_0$
- 2) $I_2 = Q_1$
- (Data is shifted from 1 FF to another)

$$I_o = f(Q_{n-1})$$


Ring
(Ring)

$I_o = \bar{Q}_{n-1}$
(Johnson)


Ring \rightarrow To implement:



Johnson




* Mod 2 Ring Counter



$$\begin{aligned} D_1 &= Q_0 \\ D_0 &= Q_1 \end{aligned}$$



		Pre		Next	
Q_1	Q_0	Q_{IN}	Q_{ON}	D_1	D_0
0	0	0	0	0	0
0	1	1	0	1	0
1	0	0	1	0	1
1	1	1	1	1	1



: Mod N Ring Counter = N D flip-flops

- used to produce round robin scheduling.

Mod 4 Johnson Counter



- all 4 states involved in counting.

Mod 2^N Johnson Counter = N flip-flops

mod 2^N counter = not yet found.

105

Page No. 33
Date _____

* Design Synchronous Counter using T' flip flops.


Ref: Pg 78-79

: If n states $\rightarrow \lceil \log_2 n \rceil$ FFs are req.

* Mod 4 Gray Counter is made using only D flip-flops mostly.

Ref: Pg 83

$$Q_2 Q_1 Q_0$$



* if init state is 001?

$$\begin{aligned} \text{after } 2\text{cc} \dots ? & \Rightarrow 7 \times 3 + 4 \\ & = 111 \end{aligned}$$


* after 117cc? 117 mod 7 = 5

Tap at Q_0 $\rightarrow 1011100 | 1011100 | \dots$
(Sep. generators).

~~Eq~~ → Pg 88


* Self Starting & Free Running

Self Starting: if it is possible to enter the counting loop irrespective of the initial state.



Free running: If it contains all possible states in counting loop.


→ Every free running is also Self Starting but not vice-versa




* Asynchronous Counter

- o/p of 1 FF, clock to another FF.
- T flip flop is used.

* Mod 8 up Counter




$$\left\{ \begin{array}{l} Q_{0N} = Q_0, \text{ every clock} \\ Q_{1N} = \overline{Q_1}, \text{ whenever } Q_0: 1 \rightarrow 0 \\ Q_{2N} = \overline{Q_2}, \text{ when } Q_1: 1 \rightarrow 0 \end{array} \right\}$$




$$\begin{aligned} Q_0 &: 0 \rightarrow 1 \\ Q_0 &= 1 \rightarrow 0 \end{aligned}$$

* Mod 4 up Counter




\Rightarrow FFs (mod 4 up counter)

* Mod 4 Down Counter



$Q_{out} = \overline{Q_0}$; for rising clock
 $Q_{in} = \overline{Q_1}$; when $Q_0: 0 \rightarrow 1$



Ex → Pg 104.

108

Page No.: _____ Date: _____ Youva _____

* Applications of FFs

Shift register


- sequential mem.

- accumulator

Counter

- used to count no. of clock pulses.

* 8 bit Shift Right Register



Enter

CLK	SIP	Q_2	Q_1	Q_0
0	-	0	0	0
1	1	1	0	0
2	0	0	1	0
3	1	1	0	1

Enter: 101

Read

CLK	Q_2	Q_1	Q_0	SOP	read: 101
0	1	0	1	1	
1	0	1	0	0	
2	0	0	1	1	

n-bit shift register (SISO):

Enter: n blocks

Read: n blocks

: 2n-1 clock pulses

Seq → Pg 107.

Seq → Pg 117.

$$\begin{matrix} 0 & 1 \\ 0 & 1 \end{matrix} \quad \begin{matrix} 0 & 1 \\ 0 & 1 \end{matrix}$$


$$Q_{1N} = Q_0$$

$$Q_{0N} =$$

Q_1	Q_0	Q_{1N}	Q_{0N}
0	0	0	0
0	1	1	1
1	0	0	1
1	1	1	0

Gate 2016.

Seq: 0-1-0-2-0-3




: 3 outgoing edges.

$$\rightarrow [deg_3] = 2$$

: add 2 more bits.


* Binary Adder/Subtractor



if $n=0$: $A + B$ (Adder)

if $n=1$: $A - B$ (Subtractor).


* BCD Adder



$$f = S_4S_3 + S_4S_2 + C_4$$

- If carry = 1 / $S_4S_3S_2S_1 > 9$.

\therefore correction needed
add 6 (0110) ~~✓~~



\therefore Total combination
 (16×16)

Valid Comb = 10×10 .

Invalid combination = 156 ~~✓~~

