

8-bit CMOS EEPROM Microcontroller

High Performance RISC CPU Features:

- · Only 35 single word instructions to learn
- All instructions single cycle (400 ns @ 10 MHz) except for program branches which are two-cycle
- Operating speed: DC 10 MHz clock input DC - 400 ns instruction cycle
- 14-bit wide instructions
- · 8-bit wide data path
- 1K x 14 EEPROM program memory
- 36 x 8 general purpose registers (SRAM)
- 64 x 8 on-chip EEPROM data memory
- 15 special function hardware registers
- · Eight-level deep hardware stack
- · Direct, indirect and relative addressing modes
- Four interrupt sources:
 - External RB0/INT pin
 - TMR0 timer overflow
 - PORTB<7:4> interrupt on change
 - Data EEPROM write complete
- 1,000,000 data memory EEPROM ERASE/WRITE cycles
- EEPROM Data Retention > 40 years


Peripheral Features:

- 13 I/O pins with individual direction control
- · High current sink/source for direct LED drive
 - 25 mA sink max. per pin
 - 20 mA source max. per pin
- TMR0: 8-bit timer/counter with 8-bit programmable prescaler

Special Microcontroller Features:

- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Code protection
- Power saving SLEEP mode
- · Selectable oscillator options
- · Serial In-System Programming via two pins

Pin Diagram



CMOS Technology:

- Low-power, high-speed CMOS EEPROM technology
- · Fully static design
- Wide operating voltage range:
 - Commercial: 2.0V to 6.0VIndustrial: 2.0V to 6.0V
- Industrial: 2.0V to 6.0VLow power consumption:
- < 2 mA typical @ 5V, 4 MHz
- 60 μA typical @ 2V, 32 kHz
- 26 μA typical standby current @ 2V

Table of Contents

1.0 Gen	neral Description	3
2.0 PIC	neral Description	5
3.0 Arch	hitectural Overviewhitectural Overview	7
4.0 Men	mory Organization	11
5.0 I/O F	Ports	19
6.0 Time	er0 Module and TMR0 Register	25
7.0 Data	a EEPROM Memory	31
8.0 Spe	ecial Features of the CPU	35
9.0 Instr	rruction Set Summary	51
10.0 Dev	/elopment Support	67
11.0 Elec	ctrical Characteristics for PIC16C84	71
12.0 DC	& AC Characteristics Graphs/Tables for PIC16C84	83
13.0 Pacl	kaging Information	97
Appendix		
Appendix		99
Appendix	x C: What's New In This Data Sheet	100
Appendix	x D: What's Changed In This Data Sheet	100
Appendix		
Index		103
On-Line S	Support	105
PIC16C8	34 Product Identification System	107
Sales and	d Supportd	107

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

PIC16C84 BLOCK DIAGRAM Data Bus 8 **Program Counter EEPROM Data Memory EEPROM** Program Memory **EEPROM** 1K x 14 Data Memory 64 x 8 8 Level Stack File Registers **EEDATA** (13-bit) 36 x 8 Program Bus 14 7 RAM Addr **EEADR** Addr Mux Instruction reg TMR0 Indirect Direct Addr Addr FSR reg X RA4/T0CKI STATUS reg 8 MUX Power-up Timer I/O Ports Instruction Decode & Oscillator Start-up Timer ALU Control Power-on Reset RA3:RA0 Watchdog Timing RB7:RB1 W reg Generation Timer RB0/INT

FIGURE 3-1:

OSC2/CLKOUT OSC1/CLKIN

MCLR

VDD, VSS

TABLE 4-1 REGISTER FILE SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note3)
	Bank 0										
00h	INDF		Uses con	tents of FS	R to address da	ta memory	(not a physi	cal registe	r)		
01h	TMR0				8-bit real-time	clock/counte	er			xxxx xxxx	uuuu uuuu
02h	PCL			Low ord	ler 8 bits of the I	Program Co	unter (PC)			0000 0000	0000 0000
03h	STATUS (2)	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h	FSR			Indir	ect data memor	y address p	ointer 0			xxxx xxxx	uuuu uuuu
05h	PORTA	_	_	-	RA4/T0CKI	RA3	RA2	RA1	RA0	x xxxx	u uuuu
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	xxxx xxxx	uuuu uuuu
07h		Unimple	mented loc	ation, read	as '0'						
08h	EEDATA				EEPROM da	ata register				xxxx xxxx	uuuu uuuu
09h	EEADR				EEPROM add	lress registe	r			xxxx xxxx	uuuu uuuu
0Ah	PCLATH	_	_	_	Write	buffer for u	pper 5 bits	of the PC	1)	0 0000	0 0000
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
					Е	Bank 1					
80h	INDF		Uses con	tents of FS	R to address da	ta memory	(not a physi	cal registe	r)		
81h	OPTION_ REG	RBPU	INTEDG	T0CS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h	PCL			Low c	order 8 bits of Pr	ogram Cour	nter (PC)			0000 0000	0000 0000
83h	STATUS (2)	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h	FSR			Indir	ect data memor	y address p	ointer 0	•		xxxx xxxx	uuuu uuuu
85h	TRISA	_	_	-	PORTA data d	irection regi	ster			1 1111	1 1111
86h	TRISB				PORTB data dir	rection regis	ter			1111 1111	1111 1111
87h		Unimple	mented loc	ation, read	as '0'						
88h	EECON1	_	_		EEIF	WRERR	WREN	WR	RD	0 x000	0 q000
89h	EECON2			EEPROM	control register	2 (not a phy	sical registe	r)			
0Ah	PCLATH	_	_	_	Write	buffer for u	pper 5 bits	of the PC	1)	0 0000	0 0000
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u

Legend: x = unknown, u = unchanged. - = unimplemented read as '0', <math>q = value depends on condition.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a slave register for PC<12:8>. The contents of PCLATH can be transferred to the upper byte of the program counter, but the contents of PC<12:8> is never transferred to PCLATH.

- 2: The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ status bits in the STATUS register are not affected by a $\overline{\text{MCLR}}$ reset.
- 3: Other (non power-up) resets include: external reset through $\overline{\text{MCLR}}$ and the Watchdog Timer Reset.

9.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 9-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 9-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 9-1 OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
<>	Register bit field
€	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μs . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μs .

Table 9-2 lists the instructions recognized by the MPASM assembler.

Figure 9-1 shows the general formats that the instructions can have.

Note: To maintain upward compatibility with future PIC16CXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 9-1: GENERAL FORMAT FOR INSTRUCTIONS




TABLE 9-2 PIC16CXX INSTRUCTION SET

Mnemonic, Operands		Description	Cycles	14-Bit Opcode				Status	Notes	
				MSb			LSb	Affected		
BYTE-ORIENTED FILE REGISTER OPERATIONS										
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2	
ANDWF	f, d	AND W with f	1	0.0	0101	dfff	ffff	Z	1,2	
CLRF	f	Clear f	1	0.0	0001	lfff	ffff	Z	2	
CLRW	-	Clear W	1	0.0	0001	0xxx	xxxx	Z		
COMF	f, d	Complement f	1	0.0	1001	dfff	ffff	Z	1,2	
DECF	f, d	Decrement f	1	0.0	0011	dfff	ffff	Z	1,2	
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	0.0	1011	dfff	ffff		1,2,3	
INCF	f, d	Increment f	1	0.0	1010	dfff	ffff	Z	1,2	
INCFSZ	f, d	Increment f, Skip if 0	1(2)	0.0	1111	dfff	ffff		1,2,3	
IORWF	f, d	Inclusive OR W with f	1	0.0	0100	dfff	ffff	Z	1,2	
MOVF	f, d	Move f	1	0.0	1000	dfff	ffff	Z	1,2	
MOVWF	f	Move W to f	1	0.0	0000	lfff	ffff			
NOP	-	No Operation	1	0.0	0000	0xx0	0000			
RLF	f, d	Rotate Left f through Carry	1	0.0	1101	dfff	ffff	С	1,2	
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2	
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2	
SWAPF	f, d	Swap nibbles in f	1	0.0	1110	dfff	ffff		1,2	
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2	
		BIT-ORIENTED FILE REGIST	ER OPER	RATIO	NS					
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2	
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2	
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3	
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3	
		LITERAL AND CONTROL	OPERAT	IONS						
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z		
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z		
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk			
CLRWDT	-	Clear Watchdog Timer	1	0.0	0000	0110	0100	TO,PD		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk			
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z		
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk			
RETFIE	-	Return from interrupt	2	00	0000	0000	1001			
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk			
RETURN	-	Return from Subroutine	2	00	0000	0000	1000			
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD		
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z		
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z		

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

9.1 <u>Instruction Descriptions</u>

ADDLW	Add Literal and W	ANDLW	AND Literal with W		
Syntax:	[label] ADDLW k	Syntax:	[<i>label</i>] ANDLW k		
Operands:	$0 \le k \le 255$	Operands:	$0 \le k \le 255$		
Operation:	$(W) + k \to (W)$	Operation:	(W) .AND. (k) \rightarrow (W)		
Status Affected:	C, DC, Z	Status Affected:	Z		
Encoding:	11 111x kkkk kkkk	Encoding:	11 1001 kkkk kkkk		
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.	Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.		
Words:	1	Words:	1		
Cycles:	1	Cycles:	1		
Q Cycle Activity:	Q1 Q2 Q3 Q4	Q Cycle Activity:	Q1 Q2 Q3 Q4		
	Decode Read Process Write to data W		Decode Read Process Write to data W		
Example:	ADDLW 0x15	Example	ANDLW 0x5F		
	Before Instruction $W = 0x10$ After Instruction $W = 0x25$		Before Instruction $W = 0xA3$ After Instruction $W = 0x03$		

ADDWF	Add W and f	ANDWF	AND W with f		
Syntax:	[label] ADDWF f,d	Syntax:	[label] ANDWF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	(W) + (f) \rightarrow (destination)	Operation:	(W) .AND. (f) \rightarrow (destination)		
Status Affected:	C, DC, Z	Status Affected:	Z		
Encoding:	00 0111 dfff ffff	Encoding:	00 0101 dfff ffff		
Description:	Add the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.	Description:	AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.		
Words:	1	Words:	1		
Cycles:	1	Cycles:	1		
Q Cycle Activity:	Q1 Q2 Q3 Q4	Q Cycle Activity:	Q1 Q2 Q3 Q4		
	Decode Read register data Write to destination		Decode Read Process Write to destination		
Example	ADDWF FSR, 0	Example	ANDWF FSR, 1		
	Before Instruction $W = 0x17$ $FSR = 0xC2$		Before Instruction W = 0x17 FSR = 0xC2		
	After Instruction		After Instruction		
	W = 0xD9 $FSR = 0xC2$		W = 0x17 $FSR = 0x02$		

BCF	Bit Clear f	BTFSC	Bit Test, Skip if Clear
Syntax:	[label] BCF f,b	Syntax:	[label] BTFSC f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$	Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	$0 \rightarrow (f \mathord{<} b \mathord{>})$	Operation:	skip if $(f < b >) = 0$
Status Affected:	None	Status Affected:	None
Encoding:	01 00bb bfff ffff	Encoding:	01 10bb bfff ffff
Description:	Bit 'b' in register 'f' is cleared.	Description:	If bit 'b' in register 'f' is '1' then the next
Words:	1		instruction is executed. If bit 'b', in register 'f', is '0' then the next
Cycles:	1		instruction is discarded, and a NOP is
Q Cycle Activity:	Q1 Q2 Q3 Q4		executed instead, making this a 2Tcy
	Decode Read Process Write	Marda.	instruction.
	register data register 'f'	Words:	1
		Cycles:	1(2)
Example	BCF FLAG_REG, 7	Q Cycle Activity:	Q1 Q2 Q3 Q4
	Before Instruction		Decode Read Process No-Opera register 'f' data ion
	FLAG_REG = 0xC7 After Instruction	If Skip:	(2nd Cycle)
	FLAG_REG = 0x47	п окір.	Q1 Q2 Q3 Q4
			No-Operati on tion No-Opera ion
		Example	HERE BTFSC FLAG,1 FALSE GOTO PROCESS_CODE TRUE • •
			Before Instruction PC = address HERE

BSF	Bit Set f						
Syntax:	[label] BS	F f,b					
Operands:	$0 \le f \le 127$ $0 \le b \le 7$						
Operation:	$1 \rightarrow (f < b >)$						
Status Affected:	None						
Encoding:	01	01bb	bfff	ffff			
Description:	Bit 'b' in re	gister 'f' is	s set.				
Words:	1						
Cycles:	1						
Q Cycle Activity:	Q1	Q2	Q3	Q4			

Example BSF FLAG_REG,

Decode

Before Instruction

Read

register 'f'

 $FLAG_REG = 0x0A$

Process

data

Write

register 'f'

After Instruction

 $FLAG_REG = 0x8A$

address TRUE

address FALSE

After Instruction

PC =

PC =

if FLAG<1>=0,

if FLAG<1>=1,

BTFSS	Bit Test	f, Skip if S	Set		CALL	Call Sul	oroutine		
Syntax:	[<i>label</i>] B	ΓFSS f,b			Syntax:	[label]	CALL F	(
Operands:	$0 \le f \le 12$				Operands:	$0 \le k \le 2$	2047		
	$0 \le b < 7$				Operation:	(PC)+ 1-	→ TOS,		
Operation:	skip if (f<	:b>) = 1				$k \rightarrow PC$,		
Status Affected:	None					(PCLATI	H<4:3>) -	→ PC<12	:11>
Encoding:	01	11bb	bfff	ffff	Status Affected:	None			
Description:		register 'f' is		he next	Encoding:	10	0kkk	kkkk	kkkk
Words:	instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2Tcy instruction.			Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two cycle instruction.				
Cycles:	1(2)				Words:	1	,		
Q Cycle Activity:	Q1	Q2	Q3	Q4	Cycles:	2			
	Decode	Read register 'f'	Process data	No-Operat ion	Q Cycle Activity:	Q1	Q2	Q3	Q4
If Skip:	(2nd Cyc	cle)	•	•	1st Cycle	Decode	Read literal 'k',	Process data	Write to PC
·	Q1	Q2	Q3	Q4			Push PC to Stack	data	
	No-Operat ion	No-Operati on	No-Opera tion	No-Operat ion	2nd Cycle	No-Opera tion	No-Opera tion	No-Opera tion	No-Operat ion
Example	HERE FALSE		FLAG,1 PROCESS	_CODE	Example	HERE	CALL	THERE	
	TRUE	•				Before II	nstruction PC = A	N Nddress HE	a a s
		•				After Ins	_	1000 111	
	Before In	struction					_	ddress TI	
		-	address I	HERE			10S = P	Nddress HE	ERE+1
	After Inst	truction if FLAG<1>	_ 0						
			> = 0, address F	ALSE					
		if FLAG<1>	> = 1,						
		PC =	address Ti	RUE					

CLRF	Clear f					
Syntax:	[label] C	LRF f				
Operands:	$0 \le f \le 12$	27				
Operation:	$00h \rightarrow (f)$ $1 \rightarrow Z$					
Status Affected:	Z					
Encoding:	00	0001	1fff	ffff		
Description:	The conte	Ū	ister 'f' are	cleared		
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	Read register 'f'	Process data	Write register 'f'		
Example	CLRF	FLAC	E_REG			

Before Instruction

After Instruction

FLAG_REG

FLAG_REG =

0x5A

0x00 1

Clear W			
[label]	CLRW		
None			
$\begin{array}{c} 00h \rightarrow (V \\ 1 \rightarrow Z \end{array}$	V)		
Z			
0.0	0001	0xxx	xxxx
W register set.	is cleared	. Zero bit (Z) is
1			
1			
Q1	Q2	Q3	Q4
Decode	No-Opera tion	Process data	Write to W
CLRW			
	••	UX5A	
	• •		
	$[label]$ None $00h \rightarrow (V$ $1 \rightarrow Z$ Z 00 W register set. 1 $Q1$ Decode CLRW Before In After Inst	[label] CLRW None 00h → (W) 1 → Z Z 00 0001 W register is cleared set. 1 1 Q1 Q2 Decode No-Operation CLRW Before Instruction W = After Instruction W =	$ [label] CLRW \\ None \\ 00h → (W) \\ 1 → Z \\ Z \\ \hline $

CLRWDT	Clear Wa	ntchdog 1	Timer		
Syntax:		CLRWD1			
Operands:	None				
Operation:	00h → WDT 0 → WDT prescaler, 1 → $\overline{\text{TO}}$ 1 → $\overline{\text{PD}}$				
Status Affected:	\overline{TO} , \overline{PD}				
Encoding:	0.0	0000	0110	0100	
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.				
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	
	Decode	No-Opera tion	Process data	Clear WDT Counter	
Example	CLRWDT				
		WDT cour	nter =	?	
	After Instruction WDT counter = 0x00 WDT prescaler = 0 TO = 1				
		PD	=	1	

COMF	Complement f	DECFSZ	Decrement f, Skip if 0
Syntax:	[label] COMF f,d	Syntax:	[label] DECFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(\bar{\mathbf{f}}) \rightarrow (\text{destination})$	Operation:	(f) - 1 \rightarrow (destination);
Status Affected:	Z		skip if result = 0
Encoding:	00 1001 dfff ffff	Status Affected:	None
Description:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in	Encoding:	00 1011 dfff ffff
	W. If 'd' is 1 the result is stored back in register 'f'.	Description:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed
Words:	1		back in register 'f'. If the result is 1, the next instruction, is
Cycles: Q Cycle Activity:	1 Q1 Q2 Q3 Q4		executed. If the result is 0, then a NOP is executed instead making it a 2Tcy instruction.
,	Decode Read Process Write to	Words:	1
	register data destination	Cycles:	1(2)
		Q Cycle Activity:	Q1 Q2 Q3 Q4
Example	COMF REG1,0 Before Instruction	,	Decode Read Process Write to register 'f' data destination
	REG1 = 0x13	If Skip:	(2nd Cycle)
	After Instruction	- ,	Q1 Q2 Q3 Q4
	REG1 = 0x13 W = 0xEC		No-Operat No-Operati ion No-Operati
DECF	Decrement f		ion
Syntax:	[label] DECF f,d	Example	HERE DECFSZ CNT, 1
Operands:	$0 \le f \le 127$ $d \in [0,1]$		GOTO LOOP CONTINUE •
Operation:	(f) - 1 \rightarrow (destination)		•
Status Affected:	Z		Before Instruction
Encoding:	00 0011 dfff ffff		PC = address HERE After Instruction
Description:	Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.		CNT = CNT - 1 if CNT = 0,
Words:	1		PC = address CONTINUE if CNT ≠ 0,
Cycles:	1		PC = address HERE+1
Q Cycle Activity:	Q1 Q2 Q3 Q4		
	Decode Read register 'f' Process data Write to destination		
Example	DECF CNT, 1		
	Before Instruction $ CNT = 0x01 $ $ Z = 0 $		
	After Instruction CNT = 0x00 Z = 1		

GOTO	Unconditional E	Branch		INCF	Increme	nt f		
Syntax:	[label] GOTO	k		Syntax:	[label] INCF f,d			
Operands:	$0 \le k \le 2047$			Operands:	$0 \le f \le 12$			
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> -	PC<12:1	1>	Operation:	$d \in [0,1]$ $(f) + 1 \rightarrow$	destina	ation)	
Status Affected:	None			Status Affected:	Z			
Encoding:	10 lkkk	kkkk	kkkk	Encoding:	0.0	1010	dfff	ffff
Description:	GOTO is an unconceleven bit immedia into PC bits <10:0: PC are loaded from GOTO is a two cycles.	te value is lo . The upper n PCLATH<	paded bits of 4:3>.	Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.			placed in
Words:	1			Words:	1			
Cycles:	2			Cycles:	1			
Q Cycle Activity:	Q1 Q2	Q3	Q4	Q Cycle Activity:	Q1	Q2	Q3	Q4
1st Cycle	Decode Read literal 'k	Process data	Write to PC		Decode	Read register 'f'	Process data	Write to destination
2nd Cycle	No-Operat ion	No-Opera tion	No-Operat ion	Example	INCF	CNT,	1	
Example	GOTO THERE	•			Before Ir	nstruction CNT	= 0xFl	F
	After Instruction PC =	Address	THERE		After Ins	Z truction CNT	= 0 = 0x00	0

INCFSZ	Increment f, Skip if 0			IORLW	Inclusive	OR Lite	eral with	W	
Syntax:	[label]	INCFSZ	f,d		Syntax:	[label]	IORLW	k	
Operands:	$0 \le f \le 12$	27			Operands:	$0 \le k \le 2$	55		
	$d \in [0,1]$				Operation:	(W) .OR.	$k \rightarrow (W)$)	
Operation:	(f) + 1 \rightarrow skip if re		ion),		Status Affected:	Z			
Status Affected:	None	Suit = 0			Encoding:	11	1000	kkkk	kkkk
Encoding:	00	1111	dfff	ffff	Description:	The conte			
Description:						OR'ed with result is pl	Ū		
Bosonption.	otion: The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is Words:		1		J				
	placed bad	ck in regist	er 'f'.		Cycles:	1			
	If the resu executed. cuted inst	If the resulead making	It is 0, a No g it a 2Tc	OP is exe- / instruc-	Q Cycle Activity:	Q1	Q2	Q3	Q4
Words:	tion. 1					Decode	Read literal 'k'	Process data	Write to W
Cycles:	1(2)								
Q Cycle Activity:	Q1	Q2	Q3	Q4	Example	IORLW	0x35		
<u> </u>	Decode	Read	Process	Write to		0.00			
		register 'f'	data	destination		After Inst	W = ruction	0x9A	
If Skip:	(2nd Cyc	:le)					W =	0xBF	
	Q1	Q2	Q3	Q4			Z =	1	
	No-Operat ion	No-Opera tion	No-Opera tion	No-Operati on					
Example	HERE CONTINI Before In PC After Inst CNT if CNT PC if CNT PC	struction = add ruction = CNT = 0, = add ≠ 0,	ress HERE T + 1 ress CONT ress HERE	INUE					

IORWF	Inclusive	OR W	with f				
Syntax:	[label]	IORWF	f,d				
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27					
Operation:	(W) .OR.	$(f) \rightarrow (de)$	estination)			
Status Affected:	Z						
Encoding:	00	0100	dfff	ffff			
Description:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.						
Words:	1						
Cycles:	1						
Q Cycle Activity:	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process data	Write to destination			
Example	IORWF		RESULT,	0			
	Before Instruction RESULT = 0x13 W = 0x91						

After Instruction

RESULT = W = Z =

0x13 0x93 1

o W						
ĽW k						
$0 \le k \le 255$						
x kk	kk kk	kk				
The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.						
! (Q3 C	Q 4				
-		ite to W				
A						
n	: Δ					
	1	-				

MOVF	Move f					
Syntax:	[label] MOVF f,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	$(f) \to (destination)$					
Status Affected:	Z					
Encoding:	00 1000 dfff ffff					
Description:	The contents of register f is moved to a destination dependant upon the status of d. If d = 0, destination is W register. If d = 1, the destination is file register f itself. d = 1 is useful to test a file register since status flag Z is affected.					
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1 Q2 Q3 Q4					
	Decode Read register 'f' Process data destination					
Example	MOVF FSR, 0					
After Instruction $W = \text{value in FSR regist}$ $Z = 1$						

MOVWF	Move W	to f			
Syntax:	[label]	MOVWI	- f		
Operands:	$0 \le f \le 12$	27			
Operation:	$(W) \rightarrow (f)$)			
Status Affected:	None				
Encoding:	00	0000	1fff	ffff	
Description:	Move data	from W r	egister to	register	
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3 Q4		
	Decode	Read register 'f'	Process data	Write register 'f'	
Example	MOVWF	OPTIO	N_REG		
	Before In			_	
		OPTION W	= 0xFI $=$ 0x4F		
	After Inst	ruction			
		OPTION W	= 0x4f $= 0x4f$		
		v v	- 0,41		

NOP No Operation Syntax: [label] NOP Operands: None Operation: No operation Status Affected: None 0000 0000 Encoding: 00 0xx0Description: No operation. Words: 1 Cycles: Q Cycle Activity: Q1 Q2 Q3 Q4 Decode No-Opera No-Opera No-Operat Example NOP

OPTION	Load Option Register					
Syntax:	[label] OPTION					
Operands:	None					
Operation:	$(W) \to OPTION$					
Status Affected:	None					
Encoding:	00 0000 0110 0010					
	loaded in the OPTION register. This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a readable/writable register, the user can directly address it.					
Words:	1					
Cycles: Example	1					
	To maintain upward compatibility with future PIC16CXX products, do not use this instruction.					

RETFIE	Return from Interrupt							
Syntax:	[label]	RETFIE						
Operands:	None							
Operation:	$ TOS \rightarrow PC, $							
Status Affected:	None							
Encoding:	00 0000 0000 1001							
Description:	Return from Interrupt. Stack is POPed and Top of Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two cycle instruction.							
Words:	1							
Cycles:	2							
Q Cycle Activity:	Q1	Q2	Q3	Q4				
1st Cycle	Decode	No-Opera tion	Set the GIE bit	Pop from the Stack				
2nd Cycle	No-Operat ion	No-Opera tion	No-Opera tion	No-Operat ion				

Example RETFIE

After Interrupt

PC = TOS GIE = 1

RETLW	Return v	vith Liter	al in W		RETURN	I	Return fr	om Subi	routine	
Syntax:	[label] RETLW k			Syntax:		[label]	RETUR	N		
Operands:	$0 \le k \le 255$			Operand	s:	None				
Operation:	$k \rightarrow (W);$				Operation	n:	$TOS \to P$	C		
	$TOS \to F$	PC .			Status Af	fected:	None			
Status Affected:	None				Encoding	g:	00	0000	0000	1000
Encoding:	11	01xx	kkkk	kkkk	Description	on:	Return from	m subrouti	ine. The st	ack is
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the					POPed an is loaded in is a two cy	nto the pro	gram cour	` '	
	return add	,	s is a two c	cycle	Words:		1			
Words:	1	ı .			Cycles:		2			
Cycles:	2				Q Cycle	Activity:	Q1	Q2	Q3	Q4
Q Cycle Activity:	Q1	Q2	Q3	Q4	•	1st Cycle	Decode	No-Opera tion	No-Opera tion	Pop from the Stack
1st Cycle	Decode	Read literal 'k'	No-Opera tion	Write to W, Pop from the Stack	2	nd Cycle	No-Operat ion	No-Opera tion	No-Opera tion	No-Opera tion
2nd Cycle	No-Operat ion	No-Opera tion	No-Opera tion	No-Operat ion	Example		RETURN			
							After Inte	•		
Example	CALL TABLE	;offset	tains tabl value has table					PC =	TOS	
TABLE	ADDWF PC RETLW k1 RETLW k2	;W = off ;Begin t ;								
	•									
	RETLW kn	; End of	table							
	After Inst	W =	0x07 value of k8	3						

RLF	Rotate L	eft f thre	ough Ca	rry	RRF	Rotate F	Right f th	rough C	arry
Syntax:	[label]		RLF f,	d	Syntax:	[label]	RRF f	,d	
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27			Operands:	$0 \le f \le 12$ $d \in [0,1]$			
Operation:	See desc	cription b	elow		Operation:	See des	cription b	elow	
Status Affected:	С				Status Affected:	С			
Encoding:	0.0	1101	dfff	ffff	Encoding:	0.0	1100	dfff	ffff
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.			Description:	one bit to Flag. If 'd'	the right t is 0 the re r. If 'd' is 1	ister 'f' are hrough the esult is pla the result Register f	e Carry ced in the is placed	
Words:	1				Words:	1			
Cycles:	1				Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4	Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write to destination		Decode	Read register 'f'	Process data	Write to destination
Example	RLF	REG	G1,0		Example	RRF		REG1,0	
	Before In					Before Ir	struction	1	
		REG1 C	= 111 = 0	0 0110			REG1 C		0 0110
	After Inst	-	_ 0			After Ins	-	= 0	
		REG1		0 0110			REG1		0 0110
		W C	= 110 = 1	0 1100			W C	= 011 = 0	1 0011
		-	_				-	- 0	

SLEEP

Syntax: [label] SLEEP

Operands: None

Operation: $00h \rightarrow WDT$,

 $0 \rightarrow WDT$ prescaler,

 $\begin{array}{l} 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$

Status Affected: TO, PD

Encoding: 00

Description: The power-down status bit, \overline{PD} is

cleared. Time-out status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler

0110

0011

are cleared.

The processor is put into SLEEP mode with the oscillator stopped. See

Section 14.8 for more details.

0000

Words: 1
Cycles: 1

Q Cycle Activity: Q1 Q2 Q3 Q4

Decode No-Opera No-Opera Go to Sleep

Example: SLEEP

SUBLW Subtract W from Literal

Syntax: [label] SUBLW k

Operands: $0 \le k \le 255$ Operation: $k - (W) \rightarrow (W)$

Status Affected: C, DC, Z

Encoding: 11 110x kkkk kkkk

Description: The W register is subtracted (2's complement method) from the eight bit literal 'k'.

The result is placed in the W register.

Words: 1
Cycles: 1

Q Cycle Activity: Q1 Q2 Q3

Decode Read Process Write to W

Q4

Example 1: SUBLW 0x02

Before Instruction

W = 1 C = ? Z = ?

After Instruction

W = 1

C = 1; result is positive

Z = 0

Example 2: Before Instruction

W = 2 C = ?

Z = ?

After Instruction

V = 0

C = 1; result is zero

Z =

Example 3: Before Instruction

W = 3

C = ?

Z = ?

After Instruction

W = 0xFF

C = 0; result is nega-

tive

Z = 0

SUBWF	Subtract	W from f		
Syntax:	[label]	SUBWF	f,d	
Operands:	$0 \le f \le 12^{n}$ $d \in [0,1]$	7		
Operation:	(f) - (W) -	→ (destina	ition)	
Status Affected:	C, DC, Z			
Encoding:	00	0010	dfff	ffff
Description:	ister from r stored in th	egister 'f'. I ne W regist	nent methor f 'd' is 0 the er. If 'd' is 1 n register 'f	result is the
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write to destination
Example 1:	SUBWF		REG1,1	
	Before Ins	struction		
	REG1	=	3	
	W C	=	2	
	Z	=	: ?	
	After Insti	ruction		
	REG1	=	1	
	W C	=	2 1; result is	nositivo
	Z	=	0	positive
Example 2:	Before Ins	struction		
	REG1	=	2	
	W C	=	2	
	Z	=	?	
	After Insti	ruction		
	REG1	=	0	
	W C	=	2 1; result is	zero
	Z	=	1	2010
Example 3:	Before In:	struction		
	REG1	=	1	
	W C	=	2	
	Z	=	?	
	After Insti	ruction		
	REG1	=	0xFF	
	W C	=	2 0; result is	negative
	Z	=	0, result is	nogativo

SWAPF	Swap Nibbles in f				
Syntax:	[label] SWAPF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$				
Status Affected:	None				
Encoding:	00	1110	dfff	ffff	
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'.				
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	
	Decode	Read register 'f'	Process data	Write to destination	
Example	SWAPF REG, 0 Before Instruction				
	REG1 = 0xA5				
	A.C. 1		= UX <i>F</i>	45	
	After Instruction				
		REG1 W	= 0xA $= 0x5$		

TRIS	Load TRIS Register			
Syntax:	[<i>label</i>] TRIS f			
Operands:	$5 \le f \le 7$			
Operation:	(W) \rightarrow TRIS register f;			
Status Affected:	None			
Encoding:	00 0000 0110 Offf			
Description:	The instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.			
Words:	1			
Cycles:	1			
Example				
	To maintain upward compatibility with future PIC16CXX products, do not use this instruction.			

XORLW	Exclusive OR Literal with W	XORWF	Exclusive OR W with f	
Syntax:	[label] XORLW k	Syntax:	[<i>label</i>] XORWF f,d	
Operands:	0 ≤ k ≤ 255	Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	(W) .XOR. $k \rightarrow (W)$	Operation: Status Affected:	(W) .XOR. (f) \rightarrow (destination) Z	
Status Affected:	Z			
Encoding:	11 1010 kkkk kkkk	Encoding:	00 0110 dfff ffff	
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. Description The result is placed in the W register.		Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is	
Words:	1		1 the result is stored back in register 'f'.	
Cycles:	1	Words:	1	
Q Cycle Activity:	Q1 Q2 Q3 Q4	Cycles:	1	
	Decode Read Process Write to	Q Cycle Activity:	Q1 Q2 Q3 Q4	
	literal 'k' data W		Decode Read Process Write to register data destination	
Example:	XORLW 0xAF			
	Before Instruction	Example	XORWF REG 1	
	W = 0xB5		Before Instruction	
	After Instruction $W = 0x1A$		REG = 0xAF W = 0xB5	
	W = 0x1A		After Instruction	
			$ REG = 0x1A \\ W = 0xB5 $	