


ternary memory latch



C	A	B	Q
-1	-1	x	-1
-1	0	x	0
-1	1	x	1
0	x	x	Q _{prev}
1	x	-1	-1
1	x	0	0
1	x	1	1

