PSAS Rocket Ready Schematic

Original Circuit By: Andrew Greenberg

Created By: Richard Witherspoon

Created On: May 28th, 2012

Updated By: Richard Witherspoon Updated On: May 30th, 2012

Why is R4 there? If its limiting current back to the logic gate why not use a diode? What is D2 doing and why junctioned to the output of IC9? Diode appears to limit flow into upper circuit but this also Diode keeps voltage appears to allow a logic HIGH from IC4 spike at "shut-off" to go through to IC1 AND-gate. from rippling back Dual invert gates have into logic circuit. Resistor & Capacitor make Schmitt triggers (resultant timing circuit. Diode logic state is the same and discharges capacitor cheaper than Schmitt trigger on AND gate) D1 13 RS WW-BND LTC 盔 aÑo LTC өЙо ∟тс GND LTC айр анрас Resistor pulls N-ВЙD LTC MOSFET to ground for a known state (not floating) Voltage limiting resistor Bypass capacitor smoothes out ripples in signal (keeps (keeps from high-voltage burnout on short) gate from mis-triggering)

MODIFIED CIRCUIT

