SOT23 P-CHANNEL ENHANCEMENT MODE VERTICAL DMOS FET

ZVP3310F


ISSUE 3 – OCTOBER 1995

FEATURES

- * 100 Volt V_{DS}
- * $R_{DS(on)} = 20\Omega$

COMPLEMENTARY TYPE - ZVN3310F

PARTMARKING DETAIL - MR



ABSOLUTE MAXIMUM RATINGS.

PARAMETER	SYMBOL	VALUE	UNIT
Drain-Source Voltage	V _{DS}	-100	V
Continuous Drain Current at T _{amb} =25°C	I _D	75	mA
Pulsed Drain Current	I _{DM}	-1.2	Α
Gate Source Voltage	V_{GS}	± 20	V
Power Dissipation at T _{amb} =25°C	P _{tot}	330	mW
Operating and Storage Temperature Range	T _j :T _{stg}	-55 to +150	°C

ELECTRICAL CHARACTERISTICS (at T_{amb} = 25°C unless otherwise stated).

		uiii				
PARAMETER	SYMBOL	MIN.	MAX.	UNIT	CONDITIONS.	
Drain-Source Breakdown Voltage	BV _{DSS}	-100		V	I _D =-1mA, V _{GS} =0V	
Gate-Source Threshold Voltage	$V_{GS(th)}$	-1.5	-3.5	V	I_D =-1mA, V_{DS} = V_{GS}	
Gate-Body Leakage	I _{GSS}		-20	nA	V_{GS} =± 20V, V_{DS} =0V	
Zero Gate Voltage Drain Current	I _{DSS}		-1 -50	μ Α μ Α	V _{DS} =-100V, V _{GS} =0 V _{DS} =-80V, V _{GS} =0V, T=125°C(2)	
On-State Drain Current(1)	I _{D(on)}	-300		mA	V _{DS} =-25 V, V _{GS} =-10V	
Static Drain-Source On-State Resistance (1)	R _{DS(on)}		20	Ω	V _{GS} =-10V, I _D =-150mA	
Forward Transconductance (1)(2)	g _{fs}	50		mS	V _{DS} =-25V, I _D =-150mA	
Input Capacitance (2)	C _{iss}		50	pF	V _{DS} =-25V, V _{GS} =0V, f=1MHz	
Common Source Output Capacitance (2)	C _{oss}		15	pF		
Reverse Transfer Capacitance (2)	C _{rss}		5	pF		
Turn-On Delay Time (2)(3)	t _{d(on)}		8	ns	V _{DD} ≈-25V, I _D =-150mA	
Rise Time (2)(3)	t _r		8	ns		
Turn-Off Delay Time (2)(3)	t _{d(off)}		8	ns		
Fall Time (2)(3)	t _f		8	ns		

⁽¹⁾ Measured under pulsed conditions. Width=300µs. Duty cycle ≤2% (2) Sample test.

⁽³⁾ Switching times measured with 50Ω source impedance and <5ns rise time on a pulse generator

ZVP3310F

TYPICAL CHARACTERISTICS

