





- TODO:
- \* Finish wiring up sub-sheets.
    - \* Bus entries need labels on both sides!
  - \* Create style legend.
  - \* Consistent style:
    - \* No "embedded" multipliers in R vals.
  - \* Add test points where appropriate.
    - \* Esp. around SMD packages, parts w/ no exposed leads, etc.
    - \* through-hole 2x1 pin header (1 to signal, other to gnd)









+5V DC Rail




Inhibit Control



+12V DC Rail



+19V DC Rail



Voltage, Current, & Temp Sense

Current Sense Resistors  
full-scale voltage = 0.300 V  
 $R_{sense\_max} = 0.300 / I_{max}$   
1 A = 300mΩ  
3 A = 100mΩ  
5 A = 60mΩ  
10 A = 30mΩ

- NB:
1. V\_sense should connect as close as possible to the largest load on the given power rail.
  2. Place Rset resistors as close to package pins as possible.
  3. Ceramic (Cin) capacitors should be located within 0.5 in of the input pins.
  4. We may need heat sinks on the converters. The datasheet indicates a range of 2W to 5W of power dissipation given our specs.
  5. Pay attention to the datasheet's recommendations regarding capacitor selection.


- TODO:
- \* jumpers on all INHIBIT pins.
  - \* Values for converter enable pull-down resistors. Don't exceed the BB's low source max.!
  - \* Capacitor values are minimums. Consider increasing these. Consult datasheet for more info.

Portland State Aerospace Society <<http://psas.pdx.edu/>>

Sheet: /DC-DC Converters/  
File: dcdc\_converter.sch

Title: LTC3 DC-DC Converters

Size: B	Date: 2016-03-11	Rev: A
KiCad E.D.A.	kiCad 0.201603111217+661543ubuntu16.04.1-product	Id: 4/8



NOTES:






- \* Do NOT change ROCKET\_IGNITE, pin default reset state is High-Z w/ pulldown resistor. Other pins can be configured in EEPROM at boot time.
- \* All I2C devices on LTC3 are slaves. The BBB is the only master so the LTC will not need arbitration.

I2C Devices			
ADDR	Part	Type	Location
0x10	U203	BQ77PL900	B/PM
0x54	U501	EEPROM	BBB
0x90	U402	LTC2991	DC-DC
0x98	U203	LTC2990	Power In
0x9A	U301	LTC2990	B/PM

Portland State Aerospace Society <<http://psas.pdx.edu/>>  
Sheet: /BeagleBone Black Cape/  
File: beaglebone\_cape.sch

**Title: LTC3 BeagleBone Black Cape Interface**

Size: B	Date: 2016-03-11	Rev: A
KiCad E.D.A. kicad 0.201603111217+661543ubuntu16.04.1-product	Id: 5/8	



VCC for  
CD74HC14

Bypass Capacitors  
(one per IC VCC)

**TODO:**

- \* Select appropriate component values.
- \* Finish rocket umbilical connector.
- \* Add umbilical connect sense lines circuitry.
- \* Label various LEDs.

Portland State Aerospace Society <<http://psas.pdx.edu/>>

Sheet: /Rocket Umbilical &amp; Ignition Control/



File: rocket\_interface.sch

**Title: LTC3 Rocket Umbilical & Ignition Control**


Size: B	Date: 2016-03-11
---------	------------------

Size: B	Date: 2018-05-11	REV: A
KiCad E.D.A.	kicad 0.201603111217+661543ubuntu16.04.1-product	Id: 6/8

id: 6/8





Manual Override Switches, Front Panel  
Toggle each optoisolator's LED between the FET, disconnected, or ground. Use SP3T or SPDT w/ center-NC feature.




Circuit Breakers, 1A x 4, Front Panel

TODO:  
\* Determine values for bleeder resistor and filter capacitor on each power output.



Manual Override Switches, Front Panel  
Toggle each optoisolator's LED between the FET, disconnected, or ground. Use SP3T or SPDT w/ center-NC feature.



Circuit Breakers, 250mA x 4, Front Panel