
Name- Md Fanhan Kshmam ID: 180041120

Sec: CSE-A Courrse: CSE 4305 Student Signature: Chrom

Ans. to Qno. 1

Micro-operation: Micro-operation is the smallest, instruction for a promose - 1. for a pracesson. A complete operation is compased of a number of micro-operations. For example - calculating the address of operand, or storing a lata istantino

Micro-instruction: A solof micro-operations togetherity makes a micro-instruction. It is the smallest unit of an instruction given by the processor. For example the CPU aperations instruction of LOAD A with take & presonieros - instructions; taking the presonations; taking the 4 microsinshuching



$$Y = (A \times B) + (C \times D) + E$$

We need to use one address sormat.

STORE

In an interrupt driver I/O, we can not know from which I/O device the interrupt signal is given. Hence it is difficult to send the acknowledgement signal by the CPU. To tack this design is sue of solutions are given

(i) Multiple interrupt Lines. We take multiple lines from the T/O devices and directly to 0 processor. Then we can betermine the source of interrupt. But lines directly to processor is limited and costly. This process is simple but not feasible.

(ii) Software Pell: A software can poll M the number of I/O devices and \$ can trace back who e which device has send the I/O signol This can take longer time and will make processor wait.

(iii) Daisy Roll Hurdware Poll; Instead of software poll, a seperate harwired line is given which will be used by the interrupting I/o Levice. This is like software pull but done in hardware implementation and will store time.

(iv) Bus arbinoty: Here a bus is used as vector where the control of po bus is taken by the I/o device generating interrupt signal.

Ansito Quo. 9

<u>(i)</u>

Disk capacity = No. of sunface X Tracks_ pen_sunface X sectors_pen_tnack x sector size

= 10×600 x72 × 512 B

= 221.184×106 Bytes

= 221.184 Mb (Ans.)

(11)

Average access time = average seek time + rotational - delay

= 10 ms + 1 [r = 3600 rpm

 $= 10 \text{ ms} + \frac{1}{2r} \left[r = 3600 \text{ rps} \right]$ $= 10 \text{ ms} + \frac{1}{2 \times 60} \left[r = 3600 \text{ rps} \right]$

= 10 ms +8.33 ms

= 18.33 ms. (approx.) (Ans.)

(iii)

The size of a cylinder is 512×72×10

= 368.64 BB Kb

No. of bytes in a track is 512 x72

= 36.864 Kb

To access a 5 MB file, we need,

13.56 2141 oglinders

The time required to access first cylinder is

T₁ = T_{Seek} + T_{Rotation} + T_{transfer}

= 10_{ms} = +
$$\frac{1}{2\pi}$$
 + $\frac{b}{70}$ | $\frac{b}{100}$ = ro. of by fer in 66-to be fransferred,

N = ro. of by fer in a truck

= 18.33 + $\frac{368.64}{60 \times 36.86}$ r= retational speed

= 18.33 + 166.67 ms

= 185 ms.

For the 13 other sylinders we need $T_{pest} = 1.5 \times 13 + \frac{368.64}{60 \times 36.84} \times 13$ = 2186.21 ms.

$$PD T_{total} = (185 + 2186.21) ms$$

= 2371.21 ms
= 2.37 seconds (Ans.)

Ans. to Q.no. 7

6

The TLB and tetoh cache are used to fasten the Ketch operation in our virtual memory system.

In the vintual memory, the process is divided into pages. The TLB takes this page number of previous operations. Now there is a probability of being the same page which will cause TLB lit. TLB hit will save some time and bypass the path.

After TLB hit the operations are added from page table and offset. The task of of TLB is to compare the page number of the virtual address.

In cache again, the real address is compared with address stoned in eache. Cache is faster than main memory. It stones kimited data. If cache hit occurs then the data can be easily loaded from eache, very fast. If cache miss occurs then it has to be loaded from main memory. Thus using TLB and eache, we can eache and load data faster than main remory. This is importance of eaching. It saves time,


_

Ans. to Qino. 5



(i) Pirect.


In case of direct operation ade, operand is given directly in the instruction




Here, Openand = A

Here, to effective address is required, It is the memory address 200 speriod itself. (Ans.)

The loaded operand will be MM. (Ans)



(ii) Registen.



ØF.A = (R1)

Here E-A address is the content of register RI which is 400.

The Location 400 contains 2000.

So, the openand is 2000 (Ans.)

After completion PC will load next instruction.

Ansito Ono. 2

Operation is done using 20 complement



Ans.to Qno, 41

Given, 2 stage pipeline is implemented

(i)
$$S = \frac{nk}{n+k-1}$$
 | $n = na$ of instructions $h = pipeline$

Bus Letches the instruction in the same time as

So, S=1 (Ams,)

(ii) The live instructions will be instruction letch (IF) total instruction decoding

(iii) $S = \frac{nk}{n+k-1} = \frac{100 \times 2}{100 \times 2-1} = 2 (Ans)$

Ansito Que. 3

Pipeline Hazards are resource hazards, data hazards and control hazards,