EEE 4484

Lab 05

Submitted by:

Sidratul Muntaha CSE-A

Std_ID: 180041118

TASK 01: FULL ADDER

VHDL Code

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity full_adder is
  Port ( A : in STD_LOGIC;
  B : in STD_LOGIC;
  Cin : in STD_LOGIC;
  S : out STD_LOGIC;
  Cout : out STD_LOGIC);
end full_adder;

architecture gate_level of full_adder is

begin

  S <= A XOR B XOR Cin ;
  Cout <= (A AND B) OR (Cin AND A) OR (Cin AND B)

; end gate_level;</pre>
```

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY tb_full_adder IS

END tb_full_adder;

ARCHITECTURE behavior OF tb_full_adder IS

--Component Declaration for the Unit Under Test (UUT)

COMPONENT full_adder

PORT(
A : IN std_logic;
B : IN std_logic;
```

```
Cin : IN std_logic;
 S : OUT std logic;
 Cout : OUT
 std logic );
 END COMPONENT;
 --Inputs
 signal A : std logic := '0';
 signal B : std_logic := '0';
 signal Cin : std logic := '0';
 --Outputs
 signal S : std logic;
 signal Cout : std_logic;
BEGIN
 --Instantiate the Unit Under Test (UUT)
uut: full_adder PORT MAP (
A=>A
 B=>B,
 Cin => Cin,
 S=>S,
 Cout => Cout
 --Stimulus process
 stim proc: process
 begin
 --hold reset state for 100 ns.
 Wait for 100 ns;
 --insert stimulus here
 A <= '1';
 B <= '0';
 Cin <= '0';
 wait for 10 ns;
A <= '0';
B <= '1';
 Cin <= '0';
 wait for 10 ns;
A <= '1';
 B <= '1';
Cin <= '0';
wait for 10 ns;
A <= '0';
 B <= '0';
Cin <= '1';
 wait for 10 ns;
```


```
A <= '1';
B <= '0';
Cin <= '1';
wait for 10 ns;

A <= '0';
B <= '1';
Cin <= '1';
wait for 10 ns;

A <= '1';
Cin <= '1';
cin <= '1';
cin <= '1';
end process;

END;</pre>
```

OUTPUT



TASK 02: 1 TO 8 DEMULTIPLEXER


VHDL Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity demux 1x8 is
port (
        i:in std_logic;
        s:in std_logic_vector(2 downto 0);
        o:out std logic vector (7 downto 0)
end demux 1x8;
architecture behavioral of demux 1x8
is begin
        o(0) <=i when s="000" else'0';
        o(1) <=i when s="001" else'0';
        0 (2) <=i when s="010" else'0';</pre>
        o(3) \le i \text{ when } s="011" \text{ else'0'};
        o(4) <=i when s="100" else'0';
        o(5) <=i when s="101" else'0';
        o(6) <=i when s="110" else'0';
        o(7) <=i when s="111" else'0';
end behavioral;
```

```
signal tb i : std_logic := '0';
signal tb s : std logic vector (2 downto 0) := (others => '0');
-- Outputs
signal tb_0 : std_logic_vector (7 downto 0) := (others => '0');
begin
uut: demux 1x8 port map (
       i => tb i,
        s \Rightarrow tb s,
        o => tb o
-- stimulus process
stim process:
process begin
        tb i<='1';
        wait for 10 ns;
        tb s <= "000";
        wait for 10 ns;
        tb s <= "001";
        wait for 10 ns;
        tb s <= "010";
        wait for 10 ns;
        tb s <= "011";
        wait for 10 ns;
        tb s <= "100";
        wait for 10 ns;
        tb s <= "101";
        wait for 10 ns;
        tb s <= "110";
        wait for 10 ns;
        tb_s <= "111";
        wait for 20 ns;
        tb i<='0'; wait
        for 10 ns; tb s
        <= "0000"; wait
        for 10 ns; tb s
        <= "001"; wait
        for 10 ns; tb s
        <= "010"; wait
        for 10 ns; tb s
        <= "011"; wait
        for 10 ns; tb s
        <= "100"; wait
        for 10 ns; tb s
        <= "101"; wait
        for 10 ns; tb s
        <= "110"; wait
        for 10 ns; tb s
        <= "1111";
```

```
wait for 20 ns;
end process;
end architecture behavioral;
```

OUTPUT



TASK 03: 4 BIT ALU

VHDL Code

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric std.ALL;
entity alu_op is
Port (
inp a : in signed(3 downto 0);
inp b : in signed(3 downto 0);
sel : in STD_LOGIC_VECTOR (2 downto 0);
out alu : out signed(3 downto 0));
end alu op;
architecture Behavioral of alu_op is
process(inp a, inp b, sel)
begin
case sel is
when "000" =>
out alu<= inp a + inp b; --addition
when "001" =>
out_alu<= inp_a - inp_b; --subtraction</pre>
when "010" =>
out alu<= inp a - 1; --sub 1
when "011" =>
 out_alu<= inp_a + 1; --add 1
 when "100" =>
 out alu<= inp a and inp b; -- AND gate
 when "101" =>
 out alu<= inp a or inp b; --OR gate
when "110" =>
 out alu<= not inp a ; --NOT gate
when "111" =>
out alu<= inp a xor inp b; --XOR gate
when others =>
NULL;
end case;
end process;
end Behavioral;
```

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.numeric_std.ALL;
ENTITY tb alu op IS
END tb_alu_op;
ARCHITECTURE behavior OF tb alu op IS
 --Component Declaration for the Unit Under Test (UUT)
COMPONENT alu op
 PORT (
 inp a : IN signed(3 downto 0);
 inp b : IN signed(3 downto 0);
 sel : IN std logic vector(2 downto 0);
 out alu : OUT signed(3 downto 0)
 );
 END COMPONENT;
 --Inputs
 signal inp a : signed(3 downto 0) := (others => '0');
 signal inp b : signed(3 downto 0) := (others => '0');
 signal sel : std logic vector(2 downto 0) := (others => '0');
 -- Outputs
signal out alu : signed(3 downto 0);
BEGIN
 -- Instantiate the Unit Under Test (UUT)
uut: alu op PORT MAP (
 inp a \Rightarrow inp a,
 inp b \Rightarrow inp b,
 sel => sel,
 out alu => out alu
 );
 --Stimulus process
 stim proc: process
begin
 -- hold reset state for 100 ns.
Wait for 100 ns;
```

```
-- insert stimulus here
 inp a <= "1001";
 inp_b <= "1111";</pre>
sel <= "000";
wait for 100 ns;
sel <= "001";
wait for 100 ns;
 sel <= "010";
wait for 100 ns;
sel <= "011";
wait for 100 ns;
sel <= "100";
wait for 100 ns;
 sel <= "101";
wait for 100 ns;
sel <= "110";
wait for 100 ns;
sel <= "111";
end process;
END;
```

OUTPUT



TASK 04: 5-BIT SHIFT REGISTER

VHDL Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity shift reg 5bit is
port (
        clk : in std logic;
        D: in std logic vector (3 downto 0);
        Q: out std logic vector(3 downto 0)
end shift reg 5bit;
architecture behavioral of shift reg 5bit is
begin
process (clk,D)
       begin
        if (clk'event and clk='1') then Q <=</pre>
        D; end if;
end process;
end behavioral;
```

```
begin
uut: shift_reg_5bit port map(
      clk => tb clk,
       D \Rightarrow tb D
       Q => tb Q
-- clock process
clk process: process
begin
       tb clk <= '0';
       wait for clk_period/2;
       tb clk <= '1';
       wait for clk_period/2;
end process;
-- stimulus process
stim process:
process begin
       tb D<="0000";
       wait for 100 ns;
       tb_D <= "0100";
       wait for 100 ns;
       tb D <= "1010";
       wait for 100 ns;
       tb_D <= "0110";
       wait for 100 ns;
end process;
end architecture behavioral;
```

<u>OUTPUT</u>

