


Name: Md Farhan Ghannam

ID: ~~180041120~~ - 180041120

(1)

Sec: CSE-A


Course: CSE 4305

Student Signature: 

Ans. to Q.no. 1

Micro-operation: Micro-operation is the smallest <sup>unit of</sup> instruction for a processor. A complete operation is composed of a number of micro-operations. For example - calculating the address of operand, or storing a data. ~~is a micro~~

Micro-instruction: A set of micro-operations together makes a micro-instruction. It is the smallest unit of an instruction given by the processor. For example the CPU ~~operation~~ instruction of ~~LOAD A will take 4 micro~~ taking the ~~data~~ fetching data will take ~~4 microinstructions~~ 4 microinstructions.



Here, for fetch cycle,

$t_0$  MAR  $\leftarrow$  ~~IBR~~ (PC)  
 $t_1$  MBR  $\leftarrow$  Memory  
 $t_2$  PC  $\leftarrow$  (PC) + 1  
 $t_3$  IBR  $\leftarrow$  (MBR)

Ans. to Q.no. 6

$$Y = (A \times B) + (C \times D) + E$$

We need to use one address format.

LOAD C  
 MUL D  
 STORE Y ~~(Temporary register)~~  
 LOAD A  
 MUL B  
 ADD E  
 ADD Y  
 STORE Y

In an interrupt driven I/O, we can not know from which I/O device the interrupt signal is given. Hence it is difficult to send the acknowledgement signal by the CPU. To tackle this design issue 4 solutions are given

(i) Multiple interrupt Lines: We take multiple lines from the ~~the~~ I/O devices ~~and~~ directly to the processor. Then we can determine the source of interrupt. But lines directly to processor is limited and costly. This process is simple but not feasible.

(ii) Software Poll: A software can poll all the numbers of I/O devices and ~~it~~ can trace back ~~to~~ which device has send the I/O signal. This can take longer time and will make processor wait.

(iii) Daisy Poll / Hardware Poll: Instead of software poll, a seperate hardwired line is given which will be used by the interrupting I/O device. This is like software poll but done in hardware implementation and will save time.

(iv) Bus arbitrarly: Here a bus is used as vector where the control of ~~the~~ bus is taken by the I/O device generating interrupt signal.

Ans. to Q. no. 9

(i)

$$\begin{aligned}
 \text{Disk capacity} &= \text{No. of surface} \times \text{Tracks per surface} \times \\
 &\quad \text{sectors per track} \times \text{sector size} \\
 &= 10 \times 600 \times 72 \times 512 \text{ B} \\
 &= 221.184 \times 10^6 \text{ Bytes} \\
 &= 221.184 \text{ Mb (Ans.)}
 \end{aligned}$$

(ii)

$$\begin{aligned}
 \text{Average access time} &= \text{average seek time} + \overset{\text{average}}{\text{rotational delay}} \\
 &= 10 \text{ ms} + \frac{1}{2r} \left[ \begin{array}{l} r = 3600 \text{ rpm} \\ = 60 \text{ rps} \end{array} \right. \\
 &= 10 \text{ ms} + \frac{1}{2 \times 60} \\
 &= 10 \text{ ms} + 8.33 \text{ ms} \\
 &= 18.33 \text{ ms. (approx.) (Ans.)}
 \end{aligned}$$

(iii)

$$\begin{aligned}
 \text{The size of a cylinder is } &512 \times 72 \times 10 \\
 &= 368.64 \text{ Kb}
 \end{aligned}$$

$$\begin{aligned}
 \text{No. of bytes in a track is } &512 \times 72 \\
 &= 36.864 \text{ Kb}
 \end{aligned}$$

To access a 5 MB file, we need,

$$18.56 \approx 19 \text{ cylinders}$$

The time required to access first cylinder is

$$\begin{aligned} T_1 &= T_{\text{seek}} + T_{\text{Rotation}} + T_{\text{transfer}} \\ &= 10 \text{ms} + \frac{1}{2r} + \frac{b}{rN} \end{aligned} \quad \left[ \begin{array}{l} b = \text{no. of bytes in } 512 \text{ to be transferred,} \\ N = \text{no. of bytes in a track} \\ r = \text{rotation speed} \\ = 60 \text{ rps} \end{array} \right]$$

$$\begin{aligned} &= 18.33 + \frac{368.64}{60 \times 36.86} \\ &= 18.33 + 166.67 \text{ ms} \\ &= 185 \text{ ms.} \end{aligned}$$

For the 13 other cylinders we need

$$\begin{aligned} T_{\text{rest}} &= 1.5 \times 13 + \frac{368.64}{60 \times 36.86} \times 13 \\ &= 2186.21 \text{ ms.} \end{aligned}$$

$$\begin{aligned} \textcircled{A} T_{\text{total}} &= (185 + 2186.21) \text{ ms} \\ &= 2371.21 \text{ ms} \\ &= 2.37 \text{ seconds (Ans.)} \end{aligned}$$



(6)

### Ans. to Q.no. 7

The TLB and ~~fetch~~ cache are used to fasten the fetch operation in our virtual memory system.

In the virtual memory, the process is divided into pages.

The TLB takes this page number of previous operations. Now there is a probability of being the same page which will cause TLB hit. TLB hit will save some time and bypass the path.


After TLB hit the ~~operations~~<sup>data</sup> are added from page table and offset. The task of TLB is to compare the page number of the virtual address.

In cache again, the real address is compared with address stored in cache. Cache is faster than main memory. It stores limited data. If cache hit occurs then the data can be easily loaded from cache, very fast.

If cache miss occurs then it has to be loaded from main memory. Thus using TLB and cache, we can cache and load data faster than main memory. This is importance of caching. It saves time, ~~and~~

(i) Direct.

In case of direct ~~operation~~ mode, operand is given directly in the instruction




Here, Operand = A

Here, ~~no~~ effective address is required, It is the memory address 200 ~~operand~~ itself. (Ans.)

The loaded operand will be MM. (Ans)

(ii)

After completion PC will take next instruction WXYZ.

(ii) Register.

$$E.A = (R1)$$

Here E.A address is the content of register R1 which is 400.

$$\therefore E.A = 400. (Ans.)$$

The location 400 contains 1000.

So, the operand is 1000 (Ans.)

After completion PC will load next instructions.

Ans. to Q.no. 2

$$\begin{array}{r} \text{(i)} \quad 11110000 \\ (-) \quad 00010100 \\ \hline \end{array}$$

Operation is done using 2's complement

$$\begin{array}{r} \begin{array}{l} 1's \\ \text{complement} \end{array} \quad \begin{array}{ccccccc} 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 \\ \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\ 1 & 1 & 1 & 0 & 1 & 0 & 1 & 1 \end{array} \\ \begin{array}{l} 2's \\ " \end{array} \quad \begin{array}{ccccccc} & & & & & & & + 1 \\ & & & & & & & \\ \hline 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 \end{array} \end{array}$$

$$\begin{array}{r} \text{Carry} = 1 \quad \begin{array}{ccccccc} 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 \\ (+) & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 \\ \hline 1 & 0 & 1 & 0 & 1 & 1 & 1 & 0 & 0 \end{array} \\ \begin{array}{l} \text{Overflow} \\ \uparrow \\ \text{Sign} \end{array} \end{array}$$

Here, (iii) Overflow = 1 (Ans.)

(iv) Sign = 0 (Ans.)

(i) Carry = 1 (Ans.)



(9)

Ans. to Q no. 4

Given, 2 stage pipeline is implemented

$$(i) \quad S = \frac{nk}{n + k - 1} \quad \left| \begin{array}{l} n = \text{no. of instructions} \\ k = \text{pipeline} \end{array} \right.$$

=

Bus fetches the instruction in the same time as

(ii) EU,

So,  $S = 1$  (Ans.)

(ii) The five instructions will be instruction fetch (IF)  
~~second~~ instruction decoding

(iii)

$$S = \frac{nk}{n+k-1} = \frac{100 \times 2}{100 \times 2 - 1} = 2 \text{ (Ans)}$$

10

Ans. to Q. no. 3

Pipeline Hazards are resource hazards, data hazards and control hazards,