

Islamic University of Technology Lab 5

EEE-4484

Digital Electronics and Pulse Techniques

Student ID: 180041120

Name: Md Farhan Ishmam

Task - 1: Full Adder Circuit

VHDL:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

pentity full_adder is

port(
    A, B, Cin : in STD_LOGIC;
    S, Cout : out STD_LOGIC
);
end full_adder;


pend full_adder;

architecture gate_level of full_adder is

begin
    S <= A XOR B XOR Cin ;
    Cout <= (A AND B) OR (Cin AND B) ;
end gate_level;</pre>
```

```
1 LIBRARY ieee;
 2 USE ieee.std logic 1164.ALL;
 4 ENTITY tb full adder IS
5 LEND tb full adder;
 9 COMPONENT full_adder
10 PORT (
11
    A, B, Cin : IN std_logic;
        S, Cout : OUT std logic
12
13 -);
14 END COMPONENT;
15
16
    -- Inputs
17
    signal A : std_logic := '0';
18
    signal B : std logic := '0';
19
    signal Cin : std logic := '0';
20
21
    -- Outputs
22
    signal S : std logic;
23
    signal Cout : std logic;
24
25
    BEGIN
26
27 | uut: full adder PORT MAP(
28
      A \Rightarrow A
29
        B => B,
       Cin => Cin,
31
        S \Rightarrow S
32
        Cout => Cout
33 -);
34
```

```
36 pstim_proc: process
37
    begin
38
         wait for 30 ns;
39
         A <= '1';
40
         B <= '0';
41
        Cin <= '0';
42
43
         wait for 10 ns;
44
         A <= '0';
45
         B <= '1';
46
         Cin <= '0';
47
         wait for 10 ns;
48
49
50
        A <= '1';
51
        B <= '1';
         Cin <= '0';
52
         wait for 10 ns;
53
54
55
         A <= '0';
         B <= '0';
56
         Cin <= '1';
57
58
         wait for 10 ns;
59
         A <= '1';
60
         B <= '0';
61
        Cin <= '1';
62
         wait for 10 ns;
63
64
        A <= '0';
65
        B <= '1';
66
         Cin <= '1';
67
         wait for 10 ns;
68
69
70
         A <= '1';
         B <= '1';
71
         Cin <= '1';
72
73
         wait for 10 ns;
74
75
   end process;
76
    END architecture behavioral;
```




Task – 2: 1 to 8 Multiplexer

VHDL:

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 4 pentity demux 1x8 is
 5 port(
        i:in std logic;
 7
        s:in std logic vector(2 downto 0);
 8
        o:out std logic vector(7 downto 0)
 9
   |-);
10 end demux 1x8;
11
12
    architecture behavioral of demux 1x8 is
13 pbegin
14
        o(0)<=i when s="000" else'0';
15
        o(1) <= i when s="001" else'0';
16
        o(2) <= i when s="010" else'0';
17
        o(3) <= i when s="011" else'0';
        o(4)<=i when s="100" else'0';
18
19
        o(5) <= i when s="101" else'0';
20
        o(6)<=i when s="110" else'0';
21
        o(7)<=i when s="111" else'0';
22
   end behavioral;
23
```

```
1 library ieee;
2 use ieee.std logic 1164.all;
4 pentity tb demux 1x8 is
5 end tb demux 1x8;
7 parchitecture behavioral of tb demux 1x8 is
9 | component demux_1x8
10 port(
11
        i:in std_logic;
12
        s:in std logic vector(2 downto 0);
13
        o:out std logic vector(7 downto 0)
14 | ;
15 end component;
16
17
   -- Inputs
18
    signal tb i : std logic := '0';
   signal tb_s : std_logic_vector (2 downto 0) := (others => '0');
19
20
21
    -- Outputs
22
   |signal tb o : std logic vector (7 downto 0) := (others => '0');
23
24 begin
25
26 | uut: demux 1x8 port map (
27
       i \Rightarrow tb i,
28
       s \Rightarrow tb s,
29
       o => tb o
30 -);
31
33 |-- stimulus process
34 |stim process: process
35 begin
36
        tb i<='1';
37
        wait for 10 ns;
38
        tb s <= "000";
39
        wait for 10 ns;
40
        tb_s <= "001";
41
        wait for 10 ns;
42
        tb s <= "010";
43
        wait for 10 ns;
44
        tb s <= "011";
45
        wait for 10 ns;
46
        tb s <= "100";
47
        wait for 10 ns;
48
        tb s <= "101";
49
        wait for 10 ns;
50
        tb s <= "110";
51
        wait for 10 ns;
52
        tb s <= "111";
        wait for 20 ns;
53
```

```
54
        tb_i<='0';
55
        wait for 10 ns;
56
        tb s <= "000";
57
        wait for 10 ns;
58
        tb_s <= "001";
        wait for 10 ns;
59
60
        tb_s <= "010";
61
        wait for 10 ns;
62
        tb s <= "011";
63
        wait for 10 ns;
        tb s <= "100";
64
65
        wait for 10 ns;
66
        tb_s <= "101";
        wait for 10 ns;
67
        tb_s <= "110";
68
69
        wait for 10 ns;
70
        tb s <= "111";
71
        wait for 20 ns;
72
    end process;
73
74
    end architecture behavioral;
```




Task – 3: 4-bit Arithmetic Logic Unit (ALU)

VHDL:

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
3 use IEEE.NUMERIC STD.ALL;
5 □ entity ALU_4bit is
6 port (
        a : in signed(3 downto 0);
8
       b : in signed(3 downto 0);
9
       s : in STD LOGIC VECTOR (1 downto 0);
10
      o : out signed(3 downto 0));
11 end ALU 4bit;
12
13 architecture behavioral of ALU 4bit is
14 ⊟begin
15 process(a, b, s)
        begin
16
17 占
        case s is
18
            when "00" => o <= a + b;
19
            when "01" => o <= a - b;
20
            when "10" => o <= a AND b;</pre>
21
            when "11" => o <= a OR b;
22
            when others => NULL;
23
         end case;
24 end process;
25
26
     end behavioral;
```

```
1 LIBRARY ieee;
2 USE ieee.std logic 1164.ALL;
3 USE ieee.numeric_std.ALL;
 4
 5 PENTITY tb_ALU_4BIT IS
 6 END tb_ALU_4BIT;
8 PARCHITECTURE behavioral OF tb ALU 4BIT IS
10 -- Component Declaration for the Unit Under Test (UUT)
11
12 COMPONENT ALU 4BIT
13 PORT (
        a : IN signed(3 downto 0);
14
15
        b : IN signed(3 downto 0);
16
        s : IN std_logic_vector(1 downto 0);
17
18 -);
        o : OUT signed(3 downto 0)
19
    END COMPONENT;
20
21
22
    -- Inputs
23
    signal tb a : signed(3 downto 0) := (others => '0');
24
    signal tb b : signed(3 downto 0) := (others => '0');
25
    signal tb_s : std_logic_vector(1 downto 0) := (others => '0');
26
27
     -- Outputs
28
    signal tb_o : signed(3 downto 0);
29
30
31
32
    -- Instantiate the Unit Under Test (UUT)
33 Quut: ALU 4BIT PORT MAP(
        a => tb a,
34
        b => tb b,
35
36
        s \Rightarrow tb s
37
         o => tb o
38 -);
39
```

```
40 | -- Stimulus process
41
   stim_proc: process
42
    begin
43
44
         tb a <= "1001";
        tb_b <= "1111";
45
46
47
        tb_s <= "00";
        wait for 10 ns;
48
49
        tb_s <= "01";
50
        wait for 10 ns;
51
        tb s <= "10";
52
        wait for 10 ns;
53
        tb s <= "11";
         wait for 20 ns;
54
55
56
    end process;
57
58
    END behavioral;
```



Task – 4: Synchronous 5-bit Shift Register

VHDL:

```
library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
4 □entity shift reg 5bit is
   port(
        clk : in std logic;
        D: in std logic vector(3 downto 0);
        Q: out std_logic_vector(3 downto 0)
8
9 -);
10 end shift reg 5bit;
12 parchitecture behavioral of shift reg 5bit is
13
14 □begin
15 process (clk,D)
16
17
        if (clk'event and clk='1') then Q <= D;
18
        end if;
19
    end process;
20
21 end behavioral;
```

```
library ieee;
     use ieee.std_logic_1164.all;
4 Dentity tb_shift_reg_5bit is 5 end tb_shift_reg_5bit;
7 parchitecture behavioral of tb_shift_reg_5bit is
9 component shift_reg_5bit
10 port(
         clk : in std_logic;
    Q: out std_logic_vector(3 downto 0);
          D : in std_logic_vector(3 downto 0);
     end component;
16
     signal tb clk : std logic;
18
     signal tb D : std logic vector(3 downto 0);
     signal tb Q : std logic vector(3 downto 0);
constant clk_period : time := 100 ns;
19
22
23 = buut: shift_reg_5bit port map(
24 clk => tb_clk,
         D => tb_D,
26
         Q \Rightarrow tb_Q
    -);
27
28
29
     -- clock process
30 | clk_process: process
         tb_clk <= '0';
33
          wait for clk period/2;
34
         tb clk <= '1';
          wait for clk period/2;
36
    end process;
```

```
38 |-- stimulus process
39
    dstim_process: process
40
     begin
41
         tb D<="0000";
42
         wait for 100 ns;
         tb D <= "0100";
43
        wait for 100 ns;
44
45
        tb D <= "1010";
         wait for 100 ns;
46
         tb D <= "0110";
47
48
         wait for 100 ns;
49
   end process;
50
51
    end architecture behavioral;
52
53
```

