

Islamic University of Technology

EEE 4483
Digital Electronics & Pulse Techniques

Lecture- 6

Introduction to Logic Circuits & Logic Design with VHDL (1st Edition)


by Brock J. LaMeres

- Page No 143
- Article No 5.2, 5.4, 5.4.1, 5.4.2, 5.4.3, 5.4.4, 5.5, 5.5.1, 5.5.2, 5.5.3

Objectives

- Quick introduction to VHDL
 - basic language concepts
 - basic design methodology
 - examples

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std_logic_signed.all;
use ieee.numeric_std.all;
entity HALF ADDER is
 port (
   A :
         in std logic;
         in std logic;
         out std_logic;
   sum :
                   std logic
           out
   carry:
end HALF_ADDER;
architecture Behavioral of HALF ADDER is
begin
   SUM <= A xor B;
   CARRY <= A and B;
end Behavioral;
```





What does VHDL stand for ?

VHSIC Hardware Description Language

VHSIC:
 Very High Speed Integrated Circuits

VHDL is a programming language that allows one to model and develop complex digital systems in a dynamic environment.



VHDL --

• VHDL is a programming language that allows one to model and develop complex digital systems in a dynamic environment.

 Object Oriented methodology for you C people can be observed --modules can be used and reused.

 Allows you to designate in/out ports (bits) and specify behavior or response of the system.

Modeling of Digital System

- VHDL is for coding models of a digital system...
- Reasons for modeling
 - requirements specification
 - documentation
 - testing using simulation
 - formal verification
 - synthesis
 - class assignments
- Goal
 - most 'reliable' design process, with minimum cost and time
 - avoid design errors!

Basic VHDL Concept

- Interfaces -- i.e. ports
- Behavior
- Structure
- Test Benches
- Analysis, simulation
- Synthesis

HDLs vs. Software Languages

Concurrent (parallel) **Statements**

VS.

Sequential Statements

```
library ieee;
#include <stdio.h>
                                                      use ieee.std logic 1164.all;
#include <stdlib.h>
                                                      use ieee.std logic signed.all;
                                                      use ieee.numeric std.all;
int main()
                                                      entity HALF ADDER is
                                                        port (
    int num, i;
                                                          A
    printf ("Enter a number less than 100 \n");
                                                          sum :
    scanf ("%d", &num);
                                                          carry:
    for (i = 0; i < num; i++){}
                                                     );
        printf ("%d\n", i);
                                                      end HALF ADDER;
        if (i == num)
                                                      architecture Behavioral of HALF ADDER is
            break;
                                                      begin
                                                          SUM <= A xor B;
                                                          CARRY <= A and B;
    return 0;
                                                      end Behavioral;
```

C-code

VHDL-code




std logic; std logic;

std logic;

std logic

Basic VHDL Concepts





Anatomy of a VHDL code

Library Declarations

Entity

Architecture

Configuration

Basic **VHDL** Code







```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_textio.all;
use IEEE.std_logic_arith.all;
use IEEE.numeric_bit.all;
use IEEE.numeric_std.all;
use IEEE.std_logic_signed.all;
use IEEE.std_logic_unsigned.all;
use IEEE.math_real.all;
use IEEE.math_complex.all;
```




Input-Output specification of a circuit



Entity



2 input and 2 output ports



```
entity HALF_ADDER is
port (
      A: in std_logic;
      B: in std_logic;
      S: out std_logic;
      C: out std_logic
end HALF_ADDER;
```



bit

bit is a predefined type and only can only have the value 0 or 1.
The bit type is an idealized value.

```
type Bit is ('0', '1');
```

std_logic

```
std_logic is part of the
std_logic_1164 package
and provides more realistic
modeling
```



Jumping right in to a Model.....

```
library ieee;
use ieee.std logic 1164.all;
                                                           Library
use ieee.std_logic_signed.all;
use ieee.numeric std.all;
                                                           Declarations
entity HALF ADDER is
 port (
                     std logic;
               in
                     std logic;
                                                            Entity
                     std logic;
               out
   sum :
                     std logic
               out
   carry:
);
end HALF ADDER;
architecture Behavioral of HALF ADDER is
                                                           Architecture (main
begin
        <= A xor B;
                                                           code section)
   CARRY <= A and B;
end Behavioral;
```



Making it Sequential

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic signed.all;
use ieee.numeric std.all;
entity HALF ADDER is
  port
                      std logic;
                      std logic;
                      std logic;
    sum :
                      std logic
    carry:
);
end HALF ADDER;
architecture Behavioral of HALF ADDER is
begin
 process (A, B)
 begin
    SUM <= A xor B;
   CARRY <= A and B;
  end process;
end Behavioral:
```

The sensitivity list is a compact way of specifying the set of signals, events on which may resume a process. A sensitivity list is specified right after the keyword process



VHDL Testbench

Test Bench is a program that verifies the functional correctness of the hardware design.

The **test bench** program checks whether the hardware model does what it is **supposed to do** and is not doing what it is not supposed to do.




Main functions of a Testbench

Generating Input Stimuli



Design Under Test (DUT)



Comparing
Generated Outputs
and Expected Outputs



Dissection of

VHDL

testbench

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity to HALF ADDER is
end entity tb HALF ADDER;
architecture behavioral of tb_HALF_ADDER is
 -- Component Declaration for the Unit Under Test (UUT)
  component HALF ADDER
    port (
                    std logic;
                in std logic;
                out std logic;
    sum :
    carry:
                out std logic
  end component;
  signal A_tb, B_tb : std_logic;
  signal sum_tb, carry_tb : std_logic; -- outputs
  uut: HALF ADDER port map (
    A \Rightarrow A tb,
    B \Rightarrow B tb,
    sum => sum tb,
    carry => carry_tb
  -- stimulus process
  stim process: process
  begin
    wait for 50 ns:
    A tb <= '0'; B tb <= '0';
    wait for 50 ns;
   A tb <= '0'; B tb <= '1';
    wait for 50 ns:
    A tb <= '1'; B tb <= '0';
    wait for 50 ns;
    A_tb <= '1'; B_tb <= '1';
    wait for 50 ns;
    A tb <= '0'; B tb <= '1';
    wait for 50 ns;
    A tb <= '1'; B tb <= '1';
    wait for 50 ns;
```

No ports this time

Half-adder Component

Input and Output internal signals

Mapping ports with the signals of Unit Under Test (UUT)

Providing the stimuli wrapped in a process

