**SOLUTIONS MANUAL** 

# DIGITAL DESIGN

## **FOURTH EDITION**

M. MORRIS MANO
California State University, Los Angeles

MICHAEL D. CILETTI
University of Colorado, Colorado Springs

rev 01/21/2007

#### **CHAPTER 1**

- 1.1 Base-10: 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 Octal: 20 21 22 23 24 25 26 27 30 31 32 33 34 35 36 37 40 Hex: 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 20 Base-13 A B C 10 11 12 13 14 15 16 17 18 19 23 24 25 26
- **1.2** (a) 32,768 (b) 67,108,864 (c) 6,871,947,674

1.3 
$$(4310)_5 = 4 * 5^3 + 3 * 5^2 + 1 * 5^1 = 580_{10}$$

$$(198)_{12} = 1 * 12^2 + 9 * 12^1 + 8 * 12^0 = 260_{10}$$

$$(735)_8 = 7 * 8^2 + 3 * 8^1 + 5 * 8^0 = 477_{10}$$

$$(525)_6 = 5 * 6^2 + 2 * 6^1 + 5 * 6^0 = 197_{10}$$

- 1.4 14-bit binary:  $11_{-}1111_{-}1111_{-}1111_{-}1111_{-}$ Decimal:  $2^{14}$ -1 =  $16,383_{10}$ Hexadecimal:  $3FFF_{16}$
- 1.5 Let b = base

(a) 
$$14/2 = (b+4)/2 = 5$$
, so  $b = 6$ 

**(b)** 
$$54/4 = (5*b+4)/4 = b+3$$
, so  $5*b=52-4$ , and  $b=8$ 

(c) 
$$(2 *b + 4) + (b + 7) = 4b$$
, so  $b = 11$ 

1.6 
$$(x-3)(x-6) = x^2 - (6+3)x + 6*3 = x^2 - 11x + 22$$

Therefore: 6 + 3 = b + 1m so b = 8Also,  $6*3 = (18)_{10} = (22)_8$ 

- 1.7  $68BE = 0110\_1000\_1011\_1110 = 110\_100\_010\_111\_110 = (64276)_8$
- **1.8 (a)** Results of repeated division by 2 (quotients are followed by remainders):

$$431_{10} = 215(1);$$
  $107(1);$   $53(1);$   $26(1);$   $13(0);$   $6(1)$   $3(0)$   $1(1)$  Answer:  $1111$   $1010_2 = FA_{16}$ 

**(b)** Results of repeated division by 16:

$$431_{10} = 26(15);$$
 1(10) (Faster)  
Answer: FA = 1111\_1010

**1.9** (a) 
$$10110.0101_2 = 16 + 4 + 2 + .25 + .0625 = 22.3125$$

**(b)** 
$$16.5_{16} = 16 + 6 + 5*(.0615) = 22.3125$$

(c) 
$$26.24_8 = 2 * 8 + 6 + 2/8 + 4/64 = 22.3125$$

(d) FAFA.B<sub>16</sub> = 
$$15*16^3 + 10*16^2 + 15*16 + 10 + 11/16 = 64,250.6875$$

(e) 
$$1010.1010_2 = 8 + 2 + .5 + .125 = 10.625$$

**1.10** (a) 
$$1.10010_2 = 0001.1001_2 = 1.9_{16} = 1 + 9/16 = 1.563_{10}$$

**(b)** 
$$110.010_2 = 0110.0100_2 = 6.4_{16} = 6 + 4/16 = 6.25_{10}$$

Reason:  $110.010_2$  is the same as  $1.10010_2$  shifted to the left by two places.

The quotient is carried to two decimal places, giving 1011.11 Checking:  $111011_2 / 101_2 = 59_{10} / 5_{10} \approx 1011.11_2 = 58.75_{10}$ 

#### **1.12** (a) 10000 and 110111

$$\begin{array}{ccc}
1011 & & & & & \\
 & +101 & & & & \\
\hline
10000 = 16_{10} & & & & \\
 & & & & \\
 & & & & \\
\hline
1011 & & & \\
 & & & \\
\hline
1011 & & \\
\hline
110111 = 55_{10}
\end{array}$$

**(b)**  $62_h$  and  $958_h$ 

#### **1.13** (a) Convert 27.315 to binary:

	Integer		Remainder	Coefficient
	Quotient			
27/2 =	13	+	1/2	$a_0 = 1$
13/2	6	+	1/2	$a_1 = 1$
6/2	3	+	0	$a_2 = 0$
3/2	1	+	1/2	$a_3 = 1$
1/2	0	+	1/2	$a_4 = 1$

```
27_{10} = 11011_2
                Integer
                                    Fraction Coefficient
.315 x 2
                    0
                                    .630
                                                a_{-1} = 0
.630 x 2
                    1
                                + .26
                                                a_{-2} = 1
.26 x 2
                    0
                                +
                                    .52
                                                a_{-3} = 0
.52 x 2
                                    .04
                    1
                                                a_{-4} = 1
.315_{10} \cong .0101_2 = .25 + .0625 = .3125
```

**(b)**  $2/3 \cong .6666666667$ 

 $27.315 \cong 11011.0101_2$ 

```
Fraction
                                                        Coefficient
                   Integer
.6666 6666 67 x 2
                   = 1
                                + .3333 3333 34
                                                           a_{-1} = 1
                   = 0
                                + .666666668
.333333334 x 2
                                                           a_{-2} = 0
.666666668 x 2
                   = 1
                                + .333333336
                                                           a_{-3} = 1
.333333336 x 2
                   = 0
                                + .6666666672
                                                           a_{-4} = 0
                   = 1
                                + .333333344
.6666666672 x 2
                                                           a_{-5} = 1
                   = 0
.333333344 x 2
                                + .666666688
                                                           a_{-6} = 0
.666666688 x 2
                   = 1
                                + .333333376
                                                           a_{-7} = 1
                                                           a_{-8} = 0
.3333333376 x 2
                   = 0
                                + .6666666752
```

 $.666666667_{10} \cong .10101010_2 = .5 + .125 + .0313 + ..0078 = .6641_{10}$ 

 $.101010102 = .1010_{-}1010_{2} = .AA_{16} = 10/16 + 10/256 = .6641_{10}$  (Same as (b)).

- 1.14
   (a)
   1000\_0000
   (b)
   0000\_0000
   (c)
   1101\_1010

   1s comp:
   0111\_1111
   1s comp:
   1111\_1111
   1s comp:
   0010\_0101

   2s comp:
   1000\_0000
   2s comp:
   0000\_0000
   2s comp:
   0010\_0110
  - (d)
     0111\_0110
     (e)
     1000\_0101
     (f)
     1111\_1111

     1s comp:
     1000\_1001
     1s comp:
     0111\_1010
     1s comp:
     0000\_0000

     2s comp:
     1000\_1010
     2s comp:
     0111\_1011
     2s comp:
     0000\_0001
- 1.15 (a) 52,784,630 (b) 63,325,600 9s comp: 47,215,369 9s comp: 36,674,399 10s comp: 47,215,370 10s comp: 36,674,400
  - (c) 25,000,000 (d) 00,000,000 9s comp: 74,999,999 10s comp: 75,000,000 10s comp: 00,000,000
- 1.16 B2FA B2FA: 1011\_0010\_1111\_1010 15s comp: 4D05 1s comp: 0100\_1101\_0000\_0101 16s comp: 4D06 2s comp: 0100\_1101\_0000\_0110 = 4D06
- 1.17 (a)  $3409 \rightarrow 03409 \rightarrow 96590 \text{ (9s comp)} \rightarrow 96591 \text{ (10s comp)}$  06428 - 03409 = 06428 + 96591 = 03019
  - (b)  $1800 \rightarrow 01800 \rightarrow 98199$  (9s comp)  $\rightarrow 98200$  (10 comp) 125 1800 = 00125 + 98200 = 98325 (negative) Magnitude: 1675

Result: 125 - 1800 = 1675

(c) 6152 → 06152 → 93847 (9s comp) → 93848 (10s comp) 2043 - 6152 = 02043 + 93848 = 95891 (Negative) Magnitude: 4109

Result: 2043 - 6152 = -4109

(d)  $745 \rightarrow 00745 \rightarrow 99254$  (9s comp)  $\rightarrow 99255$  (10s comp) 1631 - 745 = 01631 + 99255 = 0886 (Positive) Result: 1631 - 745 = 886

1.18 Note: Consider sign extension with 2s complement arithmetic.

(a) 10001 **(b)** 100011 1s comp: 01110 1s comp: 1011100 with sign extension 2s comp: 01111 2s comp: 1011101 0100010 10011 Diff: 00010 1111111 sign bit indicates that the result is negative 0000001 2s complement -000001 result (c) 101000 (**d**) 10101 1s comp: 1010111 1s comp: 1101010 with sign extension

- **1.19**  $+9286 \rightarrow 009286; +801 \rightarrow 000801; -9286 \rightarrow 990714; -801 \rightarrow 999199$ 
  - (a)  $(+9286) + (_801) = 009286 + 000801 = 010087$
  - **(b)** (+9286) + (-801) = 009286 + 999199 = 008485
  - (c) (-9286) + (+801) = 990714 + 000801 = 991515
  - (d) (-9286) + (-801) = 990714 + 999199 = 989913
- 1.20  $+49 \rightarrow 0_110001$  (Needs leading zero indicate + value);  $+29 \rightarrow 0_11101$  (Leading 0 indicates + value)  $-49 \rightarrow 1$  001111;  $-29 \rightarrow 1$  100011
  - (a)  $(+29) + (-49) = 0_011101 + 1_001111 = 1_101100$  (1 indicates negative value.) Magnitude =  $0_010100$ ; Result (+29) + (-49) = -20
  - (b)  $(-29) + (+49) = 1_{100011} + 0_{110001} = 0_{010100}$  (0 indicates positive value) (-29) + (+49) = +20
  - (c) Must increase word size by 1 (sign extension) to accommodate overflow of values:  $(-29) + (-49) = 11\_100011 + 11\_001111 = 10\_110010$  (1 indicates negative result) Magnitude:  $1\_001110 = 78_{10}$  Result: (-29) + (-49) = -78

```
1.21
          +9742 \rightarrow 009742 \rightarrow 990257 \text{ (9's comp)} \rightarrow 990258 \text{ (10s) comp}
          +641 \rightarrow 000641 \rightarrow 999358 \text{ (9's comp)} \rightarrow 999359 \text{ (10s) comp}
          (a) (+9742) + (+641) \rightarrow 010383
          (b) (+9742) + (-641) \rightarrow 009742 + 999359 = 009102
              Result: (+9742) + (-641) = 9102
          (c) -9742) + (+641) = 990258 + 000641 = 990899 (negative)
              Magnitude: 009101
              Result: (-9742) + (641) = -9101
          (d) (-9742) + (-641) = 990258 + 999359 = 989617 (Negative)
              Magnitude: 10383
              Result: (-9742) + (-641) = -10383
1.22
          8,723
          BCD:
                     1000 0111 0010 0011
          ASCII:
                     0 011 1000 011 0111 011 0010 011 0001
1.23
                     1000 0100 0010 (842)
                     0101
                            0011
                                    <u>0111</u> (+537)
                     1101
                            0111
                                    1001
                     0110
               0001 0011 0111 0101 (1,379)
1.24
          (a)
                                            (b)
          6 3 1 1
                      Decimal
                                                6 4 2 1
                                                           Decimal
          0 0 0 0
                      0
                                                0 0 0 0
                                                            0
          0 0 0 1
                      1
                                                0 0 0 1
                                                           1
          0 0 1 0
                      2
                                                0 0 1 0
                                                           2
          0 1 0 0
                                                0 0 1 1
                                                           3
          0 1 1 0
                      4 (or 0101)
                                                0 1 0 0
                                                           4
          0 1 1 1
                      5
                                                0 1 0 1
                                                           5
          1 0 0 0
                                                1 0 0 0
                                                           6 (or 0110)
                      6
                                                           7
           1 0 1 0
                      7 (or 1001)
                                                1 0 0 1
           1 0 1 1
                      8
                                                1 0 1 0
                                                           8
           1 1 0 0
                      9
                                                1 0 1 1
1.25
                 (a) 5,137<sub>10</sub>
                                BCD:
                                          0101 0011 0111
                                Excess-3: 1000 0100 0110 1010
                 (b)
                 (c)
                                2421:
                                          1011 0001 0011 0111
                                6311:
                                          0111 0001 0100 1001
                 (d)
1.26
          5,137 9s Comp:
                                4,862
                 2421 code:
                                0100 1110 1100 1000
```

1s comp:

1011 0001 0011 0111 same as (c) in 1.25


- For a deck with 52 cards, we need 6 bits (32 < 52 < 64). Let the msb's select the suit (e.g., diamonds, hearts, clubs, spades are encoded respectively as 00, 01, 10, and 11. The remaining four bits select the "number" of the card. Example: 0001 (ace) through 1011 (9), plus 101 through 1100 (jack, queen, king). This a jack of spades might be coded as 11\_1010. (Note: only 52 out of 64 patterns are used.)
- 1.28 G (dot) (space) B o o 1 e 01000111 11101111 01101000 01101110 00100000 11000100 11101111 11100101
- 1.29 Bill Gates
- **1.30** 73 F4 E5 76 E5 4A EF 62 73


```
73:
      0 111 0011 s
      1 111 0100 t
F4:
E5:
      1 110 0101 e
      0_{111}0110 v
76:
E5:
      1 110 0101 e
4A:
      0_100_1010 j
EF:
      1 110 1111 o
62:
      0 110 0010 b
73:
      0 111 0011 s
```

- 1.31 62 + 32 = 94 printing characters
- **1.32** bit 6 from the right
- iie z
- **1.33** (a) 897
- **(b)** 564
- (c) 871
- **(d)** 2,199
- **1.34** ASCII for decimal digits with odd parity:

```
(0):
      10110000
                                            00110010
                                                                  10110011
                  (1):
                         00110001
                                     (2):
                                                           (3):
(4):
      00110100
                  (5):
                                            10110110
                         10110101
                                     (6):
                                                           (7):
                                                                  00110111
                         10111001
(8):
      00111000
                  (9):
```

1.35 (a)





#### **CHAPTER 2**

#### 2.1 (a)

x y z	x+y+z	(x+y+z)'	x'	y'	z'	x'y'z'	x y z	(xyz)	(xyz)'	x'	y'	z'	x'+y'+z'
0 0 0	0	1	1	1	1	1	0 0 0	0	1	1	1	1	1
0 0 1	1	0	1	1	0	0	0 0 1	0	1	1	1	0	1
010	1	0	1	0	1	0	010	0	1	1	0	1	1
0 1 1	1	0	1	0	0	0	0 1 1	0	1	1	0	0	1
100	1	0	0	1	1	0	100	0	1	0	1	1	1
101	1	0	0	1	0	0	101	0	1	0	1	0	1
110	1	0	0	0	1	0	110	0	1	0	0	1	1
111	1	0	0	0	0	0	111	1	0	0	0	0	0

**(b)** 

(c)

	xyz	x + yz	(x+y)	(x+z)	(x+y)(x+z)
-	000	0	0	0	0
	001	0	0	1	0
	010	0	1	0	0
	0 1 1	1	1	1	1
	100	1	1	1	1
	101	1	1	1	1
	110	1	1	1	1
	111	1	1	1	1

xyz	x(y+z)	xy	XZ	xy + xz
000	0	0	0	0
001	0	0	0	0
010	0	0	0	0
0 1 1	0	0	0	0
100	0	0	0	0
101	1	0	1	1
110	1	1	0	1
111	1	1	1	1

(c)

(d)

x y z	х	y + z	x + (y + z)	(x+y)	(x+y)+z
000	0	0	0	0	0
0 0 1	0	1	1	0	1
010	0	1	1	1	1
0 1 1	0	1	1	1	1
100	1	0	1	1	1
101	1	1	1	1	1
110	1	1	1	1	1
1 1 1	1	1	1	1	1

x y z	yz	x(yz)	xy	(xy)z
000	0	0	0	0
0 0 1	0	0	0	0
010	0	0	0	0
0 1 1	1	0	0	0
100	0	0	0	0
101	0	0	0	0
110	0	0	1	0
1 1 1	1	1	1	1

**2.2** (a) 
$$xy + xy' = x(y + y') = x$$

**(b)** 
$$(x + y)(x + y') = x + yy' = x(x + y') + y(x + y') = xx + xy' + xy + yy' = x$$

(c) 
$$xyz + x'y + xyz' = xy(z + z') + x'y = xy + x'y = y$$

(d) 
$$(A + B)'(A' + B') = (A'B')(A B) = (A'B')(BA) = A'(B'BA) = 0$$

(e) 
$$xyz' + x'yz + xyz + x'yz' = xy(z + z') + x'y(z + z') = xy + x'y = y$$

(f) 
$$(x + y + z')(x' + y' + z) = xx' + xy' + xz + x'y + yy' + yz + x'z' + y'z' + zz' = xy' + xz + x'y + yz + x'z' + y'z' = x \oplus y + (x \oplus z)' + (y \oplus z)'$$

**2.3** (a) 
$$ABC + A'B + ABC' = AB + A'B = B$$

**(b)** 
$$x'yz + xz = (x'y + x)z = z(x + x')(x + y) = z(x + y)$$

(c) 
$$(x + y)'(x' + y') = x'y'(x' + y') = x'y'$$

(d) 
$$xy + x(wz + wz') = x(y + wz + wz') = x(w + y)$$

(e) 
$$(BC' + A'D)(AB' + CD') = BC'AB' + BC'CD' + A'DAB' + A'DCD' = 0$$

(f) 
$$(x + y' + z')(x' + z') = xx' + xz' + x'y' + y'z' + x'z' + z'z' = z' + y'(x' + z') = z' + x'y'$$

**2.4** (a) 
$$A'C' + ABC + AC' = C' + ABC = (C + C')(C' + AB) = AB + C'$$


**(b)** 
$$(x'y'+z)'+z+xy+wz=(x'y')'z'+z+xy+wz=[(x+y)z'+z]+xy+wz=$$
  
=  $(z+z')(z+x+y)+xy+wz=z+wz+x+xy+y=z(1+w)+x(1+y)+y=x+y+z$ 

(c) 
$$A'B(D' + C'D) + B(A + A'CD) = B(A'D' + A'C'D + A + A'CD)$$
  
=  $B(A'D' + A + A'D(C + C') = B(A + A'(D' + D)) = B(A + A') = B$ 


(d) 
$$(A' + C)(A' + C')(A + B + C'D) = (A' + CC')(A + B + C'D) = A'(A + B + C'D)$$
  
=  $AA' + A'B + A'C'D = A'(B + C'D)$ 

(e) 
$$ABCD + A'BD + ABC'D = ABD + A'BD = BD$$


2.5 (a)




**(b)** 




(c)




(d)




(e)




**(f)** 




2.6 (a)





**(b)** 




(c)







(e)



**2.8** 
$$F' = (wx + yz)' = (wx)'(yz)' = (w' + x')(y' + z')$$

$$FF' = wx(w' + x')(y' + z') + yz(w' + x')(y' + z') = 0$$
  
 $F + F' = wx + yz + (wx + yz)' = A + A' = 1 \text{ with } A = wx + yz$ 

**2.9** (a) 
$$F' = (xy' + x'y)' = (xy')'(x'y)' = (x' + y)(x + y') = xy + x'y'$$

**(b)** 
$$F' = [(A'B + CD)E' + E]' = [(A'B + CD) + E]' = (A'B + CD)'E' = (A'B)'(CD)'E'$$
  
 $F' = (A + B')(C' + D')E' = AC'E' + AD'E' + B'C'E' + B'D'E'$ 

(c) 
$$F' = [(x' + y + z')(x + y')(x + z)]' = (x' + y + z')' + (x + y')' + (x + z)' = F' = xy'z + x'y + x'z'$$

**2.10** (a) 
$$F_1 + F_2 = \sum m_{1i} + \sum m_{2i} = \sum (m_{1i} + m_{2i})$$

**(b)** 
$$F1$$
  $F2 = \sum m_i \sum m_j$  where  $m_i$   $m_j = 0$  if  $i \neq j$  and  $m_i$   $m_j = 1$  if  $i = j$ 

**2.11** (a) 
$$F(x, y, z) = \Sigma(1, 4, 5, 6, 7)$$

**(b)** 
$$F(x, y, z) = \Sigma(0, 2, 3, 7)$$

F = xy	+xy'+y'z	F = x'z	y' + yz
хуz	F	хуz	F
0 0 0	0	000	1
0 0 1	1	0 0 1	0
010	0	0 1 0	1
0 1 1	0	0 1 1	1
100	1	100	0
101	1	1 0 1	0
1 1 0	1	1 1 0	0
1 1 1	1	1 1 1	1
1 0 1 1 1 0	1	1 0 1 1 1 0	0

2.12 
$$A = 1011\_0001$$
  
 $B = 1010\_1100$ 


(a) 
$$A AND B = 1010 0000$$

**(b)** 
$$A OR B = 1011 1101$$


(c) 
$$A XOR B = 0001\_1101$$

- (d)  $NOTA = 0100\_1110$
- (e)  $NOTB = 0101\_0011$


#### 2.13 (a)




**(b)** 




(c)




(d)




(e)




**(f)** 




#### 2.14 (a)




**(b)** 




(c)



(d)



**(e)** 



**2.15** (a) 
$$T_1 = A'B'C' + A'B'C + A'BC' = A'B'(C' + C) + A'C'(B' + B) = A'B' + A'C' = A'(B' + C')$$

**(b)** 
$$T_2 = T_1' = A'BC + AB'C' + AB'C + ABC' + ABC'$$
  
=  $BC(A' + A) + AB'(C' + C) + AB(C' + C)$   
=  $BC + AB' + AB = BC + A(B' + B) = A + BC$ 

$$T_2 = AC' + BC + AC = A + BC$$

AC

BC

2.16 (a) 
$$F(A, B, C) = A'B'C' + A'B'C + A'BC' + A'BC' + AB'C' + AB'C' + ABC' + ABC'$$
  
 $= A'(B'C' + B'C + BC' + BC) + A((B'C' + B'C + BC' + BC)$   
 $= (A' + A)(B'C' + B'C + BC' + BC) = B'C' + B'C + BC' + BC$   
 $= B'(C' + C) + B(C' + C) = B' + B = 1$ 

(b)  $F(x_1, x_2, x_3, ..., x_n) = \sum m_i$  has  $2^n/2$  minterms with  $x_1$  and  $2^n/2$  minterms with  $x'_1$ , which can be factored and removed as in (a). The remaining  $2^{n-1}$  product terms will have  $2^{n-1}/2$  minterms with  $x_2$  and  $2^{n-1}/2$ minterms with  $x'_2$ , which and be factored to remove  $x_2$  and  $x'_2$ , continue this process until the last term is left and  $x_n + x'_n = 1$ . Alternatively, by induction, F can be written as  $F = x_n G + x'_n G$  with G = 1. So F = $(x_n + x'_n)G = 1.$ 

**2.17** (a) 
$$(xy + z)(y + xz) = xy + yz + xyz + xz = \Sigma (3, 5, 6, 7) = \Pi (0, 1, 2, 4)$$

**(b)** 
$$(A' + B)(B' + C) = A'B' + A'C + BC = \Sigma (0, 1, 3, 7) = \Pi (2, 4, 5, 6)$$


(c) 
$$y'z + wxy' + wxz' + w'x'z = \Sigma(1, 3, 5, 9, 12, 13, 14) = \Pi(0, 2, 4, 6, 7, 8, 10, 11, 15)$$

(d) 
$$(xy + yz' + x'z)(x + z) = xy + xyz' + xyz + x'z$$
  
=  $\Sigma (1, 3, 9, 11, 14, 15) = \Pi (0, 2, 4, 5, 6, 7, 8, 10, 12, 13)$ 

#### **2.18** (a)

wx y z	F	F = xy'z + x'y'z + w'xy + wx'y + wxy
0000	0	$F = \Sigma(1, 5, 6, 7, 9, 1011, 13, 14, 15)$
00 0 1	1	
00 1 0	0	
00 1 1	0	
01 0 0	0	
01 0 1	1	
01 1 0	1	
01 1 1	1	
1000	0	
1001	1	
10 1 0	1	
10 1 1	1	
1100	0	
1101	1	
11 1 0	1	
11 1 1	1	


**(b)** 



(c) 
$$F = xy'z + x'y'z + w'xy + wx'y + wxy = y'z + xy + wy = y'z + y(w + x)$$

(d) 
$$F = y'z + yw + yx$$
 =  $\Sigma(1, 5, 9, 13, 10, 11, 13, 15, 6, 7, 14, 15)$   
=  $\Sigma(1, 5, 6, 7, 9, 10, 11, 13, 14, 15)$ 

**(e)** 



 $1-Inverter,\, 2-Two\text{-input AND gates},\, 2-Two\text{-input OR gates}$ 

**2.19** 
$$F = B'D + A'D + BD$$

ABCD	ABCD	ABCD
-B'-D	A' $D$	-B-D
0001 = 1	0001 = 1	0101 = 5
0011 = 3	0011 = 3	0111 = 7
1001 = 9	0101 = 5	1101 = 13
1011 = 11	0111 = 7	1111 = 15

$$F = \Sigma(1, 3, 5, 7, 9, 11, 13, 15) = \Pi(0, 2, 4, 6, 8, 10, 12, 14)$$

**2.20** (a) 
$$F(A, B, C, D) = \Sigma(3, 5, 9, 11, 15)$$
  
 $F'(A, B, C, D) = \Sigma(0, 1, 2, 4, 6, 7, 8, 10, 12, 13, 14)$ 

**(b)** 
$$F(x, y, z) = \Pi(2, 4, 5, 7)$$
  
 $F' = \Sigma(2, 4, 5, 7)$ 


**2.21** (a) 
$$F(x, y, z) = \Sigma(2, 5, 6) = \Pi(0, 1, 3, 4, 7)$$

**(b)** 
$$F(A, B, C, D) = \Pi(0, 1, 2, 4, 7, 9, 12) = \Sigma(3, 5, 6, 8, 10, 11, 13, 14, 15)$$


2.22 (a) 
$$(AB + C)(B + C'D) = AB + BC + ABC'D + CC'D = AB(1 + C'D) + BC$$
  
=  $AB + BC$  (SOP form)  
=  $B(A + C)$  (POS form)

**(b)** 
$$x' + x(x + y')(y + z') = (x' + x)[x' + (x + y')(y + z')] = (x' + x + y')(x' + y + z') = x' + y + z'$$


**2.23** (a) 
$$B'C + AB + ACD$$




**(b)** 
$$(A + B)(C + D)(A' + B + D)$$



(c) 
$$(AB + A'B')(CD' + C'D)$$



(d) 
$$A + CD + (A + D')(C' + D)$$



2.24 
$$x \oplus y = x'y + xy'$$
 and  $(x \oplus y)' = (x + y')(x' + y)$   
Dual of  $x'y + xy' = (x' + y)(x + y') = (x \oplus y)'$ 

2.25 (a) 
$$x \mid y = xy' \neq y \mid x = x'y$$
 Not commutative  $(x \mid y) \mid z = xy'z' \neq x \mid (y \mid z) = x(yz')' = xy' + xz$  Not associative


(b) 
$$(x \oplus y) = xy' + x'y = y \oplus x = yx' + y'x$$
 Commutative  $(x \oplus y) \oplus z = \sum (1, 2, 4, 7) = x \oplus (y \oplus z)$  Associative

Gate		e	NAN (Positive		(Negative logic)		
	ху	z	ху	z	ху	z	
	LL	Н	0 0	1	1 1	0	
	LΗ	Н	0 1	1	10	0	
	ΗL	Н	10	1	0 1	0	
	ΗН	L	1 1	0	0 0	1	

Gate		(Positive		(Negative logic)		
ху	Z	ху	z	ху	Z	
LL	Н	0 0	1	1 1	0	
LΗ	L	0 1	0	10	1	
ΗL	L	1 0	0	0 1	1	
НН	L	1 1	0	0 0	1	

**2.27** 
$$f_1 = a'b'c + a'bc + abc' + abc$$

$$f_2 = a'bc' + a'bc + ab'c' + ab'c + abc'$$



**2.28** (a) 
$$y = a(bcd)'e = a(b' + c' + d')e$$

$$y = a(b' + c' + d')e = ab'e + ac'e + ad'e$$
  
=  $\Sigma$ (17, 19, 21, 23, 25, 27, 29)

a bcde	у	a bcde	у
0.0000		4 0000	0
0 0000	0	1 0000	0
0 0001	0	1 0001	1
0 0010	0	1 0010	0
0 0011	0	1 0011	1
0 0100	0	1 0100	0
0 0101	0	1 0101	1
0 0110	0	1 0110	0
0 0111	0	1 0111	1
	0		0
0 1000	0	1 1000	0
0 1001	0	1 1001	1
0 1010	0	1 1010	0
0 1011	0	1 1011	1
0 1100	0	1 1100	0
0 1101	0	1 1101	1
0 1110	0	1 1110	0
0 1111	0	1 1111	0

**(b)** 
$$y_1 = a \oplus (c + d + e) = a'(c + d + e) + a(c'd'e') = a'c + a'd + a'e + ac'd'e'$$

$$y_2 = b'(c + d + e)f = b'cf + b'df + b'ef$$

$$y_1 = a \ (c + d + e) = a'(c + d + e) + a(c'd'e') = a'c + a'd + a'e + ac'd'e'$$

$$y_2 = b'(c + d + e)f = b'cf + b'df + b'ef$$

a'- $c$ 001000 = 8 001001 = 9 001010 = 10 001011 = 11	a' $d$ $000100 = 8$ $000101 = 9$ $000110 = 10$ $000111 = 11$	a' $e$ - $000010 = 2$ $000011 = 3$ $000110 = 6$ $000111 = 7$	a- $c$ ' $d$ ' $e$ '- $100000 = 32$ $100001 = 33$ $110000 = 34$ $110001 = 35$		
001100 = 12 001101 = 13 001110 = 14 001111 = 15	001100 = 12 001101 = 13 001110 = 14 001111 = 15	001010 = 10 001011 = 11 001110 = 14 001111 = 15	-b' cf	-b' -d-f	-b'ef
011000 = 24 011001 = 25 011010 = 26 011011 = 27 011100 = 28 011101 = 29	010100 = 20 $010101 = 21$ $010110 = 22$ $010111 = 23$ $011100 = 28$ $011101 = 29$	010010 = 18 010011 = 19 010110 = 22 010111 = 23 011010 = 26 011001 = 27	001001 = 9 $001011 = 11$ $001101 = 13$ $001111 = 15$ $101001 = 41$ $101011 = 43$ $101101 = 45$	001001 = 9 $001011 = 11$ $001101 = 13$ $001111 = 15$ $101001 = 41$ $101011 = 43$ $101101 = 45$	000011 = 3 000111 = 7 001011 = 11 001111 = 15 100011 = 35 100111 = 39 101011 = 51
011110 = 30 011111 = 31	0111110 = 30 0111111 = 31	011110 = 30 011111 = 31	101111 = 47	101111 = 47	1011111 = 55


 $y_1 = \Sigma \left(2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 18, 19, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35\right)$ 


 $y_2 = \Sigma (3, 7, 9, 13, 15, 35, 39, 41, 43, 45, 47, 51, 55)$ 


ab cdef	$y_1 y_2$						
00 0000	0 0	01 0000	0 0	10 0000	1 0	11 0000	0 0
00 0001	0 0	01 0001	0 0	10 0001	1 0	11 0001	0 0
00 0010	1 0	01 0010	1 0	10 0010	1 0	11 0010	0 0
00 0011	1 1	01 0011	1 0	10 0011	1 1	11 0011	0 1
00 0100	0 0	01 0100	0 0	10 0100	0 0	11 0100	0 0
00 0101	0 0	01 0101	0 0	10 0101	0 0	11 0101	0 0
00 0110	1 0	01 0110	1 0	10 0110	0 0	11 0110	0 0
00 0111	1 1	01 0111	1 0	10 0111	0 1	11 0111	0 1
00 1000	1 0	01 1000	1 0	10 1000	0 0	11 1000	0 0
00 1001	1 1	01 1001	1 0	10 1001	0 1	11 1001	0 0
00 1010	1 0	01 1010	1 0	10 1010	0 0	11 1010	0 0
00 1011	1 0	01 1011	1 0	10 1011	0 1	11 1011	0 0
00 1100	1 0	01 1100	1 0	10 1100	0 0	11 1100	0 0
00 1101	1 1	01 1101	1 0	10 1101	0 1	11 1101	0 0
00 1110	1 0	01 1110	1 0	10 1110	0 0	11 1110	0 0
00 1111	1 1	01 1111	1 0	10 1111	0 1	11 1111	0 0


### Chapter 3


#### 3.1


















(c) 
$$F = x'y' + xy$$





$$(\mathbf{d}) \qquad F = y' + x'z$$






$$(f) F = x + y'z$$


(a) 
$$F = xy + x'y'z' + x'yz'$$
  
 $F = xy + x'z'$ 

	$\sqrt{yz}$			y		
	x	00	01	11	10	
	0	1	1	1	1	
x	1	$m_4$	$m_5$	1	$m_6$	
					]	

(b) 
$$F = x'y' + yz + x'yz'$$
  
 $F = x' + yz$ 





(c) 
$$F = x'y + yz' + y'z'$$
$$F = x'y + z'$$




(d) 
$$F = xyz + x'y'z + xyz'$$
$$F = x'y'z + xy$$










(c) 
$$F = CD + ABD + ABC$$




$$(e) F = w'x + w'y'z$$













$$(f) F = x'y' + w'y'z$$





3.5
















(c) 
$$F = B'D' + BCD + A'BD + A'BC$$





F = A'B'D' + BC'D + ACD' + AB'C(d)

$\searrow yz$			<u>y</u>				
wx		00	01	11	10		
	00	$m_{\theta}$	1	<i>m</i> <sub>3</sub> 1	1		
	01	$m_4$	<i>m</i> <sub>5</sub> 1	<i>m</i> <sub>7</sub> 1	$m_6$		
	11		<i>m</i> <sub>13</sub> 1	m <sub>15</sub>	m <sub>14</sub>		х
w	10	$m_8$	m <sub>9</sub> 1	1	1		
	_ (-)			Z		-	



(c) 
$$F = B'D' + AC + A'BD + CD \text{ (or } B'C)$$






(a) 
$$F(x, y, z) = \Sigma(3, 5, 6, 7)$$

	$\setminus yz$			<i>y</i>		
	x	00	01	11	10	
	0	$m_0$	$m_{I}$	<i>m</i> <sub>3</sub>	$m_2$	
		$m_{_4}$	$m_5$	m <sub>7</sub>	$m_6$	
х	1	<sub>4</sub>	1	1	1	
	L					
			2	Z		


**(b)** 
$$F = \Sigma(1, 3, 5, 9, 12, 13, 14)$$

$\backslash CD$		)	<i>C</i>			
AB	` \	00	01	11	10	
	00	$m_0$	1	m <sub>3</sub>	<i>m</i> <sub>2</sub>	
	01	$m_4$	m <sub>5</sub>	$m_7$	m <sub>6</sub>	n
	11	m <sub>12</sub>	m <sub>13</sub>	m <sub>15</sub>	m <sub>14</sub>	В
A	10	$m_8$	<i>m</i> <sub>9</sub> 1	m <sub>11</sub>	m <sub>10</sub>	
	_			D		


(c) 
$$F = \Sigma(0, 1, 2, 3, 11, 12, 14, 15)$$




(d) 
$$F = \Sigma(3, 4, 5, 7, 11, 12)$$



3.9






Essential: xz, x'z'Non-essential: w'x, w'z'

F = xz + x'z' + (w'x or w'z')


(c) CCDAB00 01 11 10  $m_2$ 00 1 1  $m_5$ 01 1 1  $m_{15}$ 1 В  $m_{13}$  $m_{14}^{}$ 11 1 1 A $m_{10}$  $m_{11}^{}$ 10 1 1 D


Essential: B'D', AC, A'BD Non-essential: CD, B'C F = B'D' + AC + A'BD + (CD OR B'C)




Essential: BC', AC, A'B'D F = BC' + AC + A'B'D

Essential: wy', xy, w'x'z F = wy' + xy + w'x'z









**Essential**: wy', wx, x'z', xyzF = wy' + wx + x'z' + xyz


#### 3.10



Essential: xz, w'x, x'z'F = xz + w'x + x'z'



**Essential**: AC, B'D', CD, A'BDF = AC + B'D' + CD + A'BD




Essential: BC', AC

Non-essential: AB, A'B'D, B'CD, A'C'D


F = BC' + AC + A'B'D

(e)



Essential: BD, B'C, AB'C


**Non-essential**: CDF = BD + B'C + AB'C



Essential: wy', xy

Non-essential: wx, x'y'z, w'wz, w'x'z

F = wy' + xy + w'x'z




Essential: wy', wx, xyz, x'yz'F = wy' + wx + xyz + x = yz'

#### **3.11** (a) $F(A, B, C, D, E) = \sum (0, 1, 4, 5, 16, 17, 21, 25, 29)$

$$F = A'B'D' + AD'E + B'C'D'$$


A'B'C'D'E'= 00000 $m_0$ : A'B'C'D'E= 00001 $m_1$ : A'B'CD'E'= 00100 $m_4$ : A'B'CD'E= 00101 $m_5$ : AB'C'D'E'= 10000 $m_{16}$ :  $m_{17}$ : AB'C'D'E= 10001AB'CD'E= 10101 $m_{21}$ : ABC'D'E= 11001 $m_{25}$ : = 11101ABCD'E $m_{29}$ :




**(b)** F(A, B, C, D, E) = A'B'CE' + B'C'D'E' + A'B'D' + B'CD' + A'CD + A'BDF(A, B, C, D, E) = A'B'D' + B'D'E' + B'CD' + A'CD + A'BD


A'B'CE': AB'CDE' + A'B'CD'E'B'C'D'E': AB'C'D'E' + A'B'C'D'E'


 $\begin{array}{ll} A'B'D': & A'B'CD'E + A'B'CD'E' + A'B'C'D'E + A'B'C'D'E' \\ B'CD': & AB'CD'E + AB'CD'E' + A'B'CD'E + A'B'CD'E' \\ A'CD: & A'BCDE + A'BCDE' + A'B'CDE + A'B'CDE' \\ A'BD: & A'BCDE + A'BCDE' + A'BC'DE + A'BC'DE' \end{array}$ 






$$F = \Sigma(0, 1, 2, 5, 8, 10, 13)$$
  
 $F = x'z' + w'x'y' + w'y'z$ 







$$F' = yz + xz' + xy + wx'z$$
  

$$F = (y' + z')(x' + z)(x' + y')(w' + x + z')$$

$$F = \Pi(1, 3, 5, 7, 13, 15)$$
  
 $F' = A'D + B'D$   
 $F = (A + D)(B' + D)$   
 $F = C'D' + AB' + CD'$ 


$$F = \Pi(1, 3, 6, 9, 11, 12, 14)$$

$$F' = B'D + BCD' + ABD'$$

$$F = (B + D')(B' + C' + D)(A' + B' + D)$$

$$F = BD + B'D' + A'C'D'$$


**3.13** (a) 
$$F = xy + z' = (x + z)(y + z)$$




$$F = AC' + AD + C'D + AB'C$$

	$\$ CD	)			<u>'</u>	,
AE	3 /	00	01	11	10	
	00	$m_0$	m <sub>1</sub>	$m_3$	$m_2$	
	00		1	U		
	01	0	m <sub>5</sub>	0	0	
,	11	<i>m</i> <sub>12</sub> 1	<i>m</i> <sub>13</sub>	m <sub>15</sub>	0	$\begin{bmatrix} B \end{bmatrix}$
A	10	m <sub>8</sub>	m <sub>9</sub> 1	1	1 1	
				D	J	,

$$F'A'D' + A'C + BCD'$$
  
 $F = (A + D)(A + C')(B' + C' + D)$ 






$$F = (A + C' + D')(A' + B' + D')(A' + B + D')(A' + B + C')$$

$$F' = A'CD + ABD + AB'D + AB'C$$


$$F = A'C + A'D' + BD' + C'D'$$

$$F' = AD + CD + AB'C$$
  
 $F = (A' + D')(C + D')(A' + B + C')$ 







$$F = ABC' + AB'D + BCD$$
  
 $F = AD + ABC' + BCD$ 



$$F' = A'C' + A'B' + CD' + B'C'D'$$
  
 $F = (A + C)(A + B)(C' + D)(B + C + D)$ 

#### 3.14





SOP form (using 1s): F = B'C'D' + AB'D' + BC'D + A'BD

F = B'D'(A + C') + BD(A' + C')

POS form (using 0s): F' = BD' + B'D + A'CD' + ACD


F = [(B' + D)(B + D')][(A + C' + D)(A' + C' + D')]

Alternative POS: F' = BD' + B'D + A'CD' + A'B'C


F = [(B' + D)(B + D')][(A + C' + D)(A' + B + C)]

#### 3.15






$$F = 1$$
  
 $F = \Sigma(0,1, 2, 3, 4, 5, 6, 7)$ 




$$F = BC' + BD + AB$$
  
 $F = \Sigma(4, 5, 7, 12, 13, 14, 15)$ 

### **(b)**



$$F = B'D' + ABC'D$$
  
F = \Sigma(0, 2, 6, 8, 10, 13, 14)


### (d)




$$F = B'D' + A'B' + ABCD$$
  

$$F = F = \Sigma(0, 1, 2, 3, 8, 10, 15)$$


### 3.16 (a)




$$F = A + A'B'$$
  
$$F = (A'(A'B')')'$$




**(b)** 



F = BC + AB + A'B'C'DF = ((BC)'(AB)'(A'B'C'D)')'




(c)





F' = A'B'D F = (A'B'D)' A' B' D F

(d)




$$F = AC + AB$$
$$F = ((AC)' (AB)')'$$






$$F = A'B' + C'D' + B'C'$$

$$F = (BC)'(AC)'(BD)'$$



**3.18** 
$$F = (A \oplus)B'(C \oplus D) = (AB' + A'B)(CD' + C'D) = AB'CD' + AB'C'D + A'BCD' + A'BC'D$$





F = AB'CD' + AB'C'D + A'BCD' + A'BC'D and F' = A'B' + AB + C'D' + CDF = (A'B')'(AB)'(C'D')'(CD)' = (A + B)(A' + B') (C' + D')(C + D)

$$F' = [(A + B)(A' + B')]' + [(C' + D')(C + D)]'$$

$$F = ([(A + B)(A' + B')]' + [(C' + D')(C + D)]')'$$

**3.19** (a) 
$$F = (w + z')(x' + z')(w' + x' + y')$$







$$F = y'z' + wx' + w'z'$$

$$F = [(y + z)' + (w' + x)' + (w + z)']$$

$$F' = [(y + z)' + (w' + x)' + (w + z)']'$$





$$F = \Sigma(1, 2, 13, 14)$$

$$F' = w'x + wx' + y'z' + yz = [(w + x')(w' + x)(y + z)(y' + z')]'$$

$$F = (w + x')' + (w' + x)' + (y + z)' + (y' + z')$$


(c) 
$$F = [(x + y)(x' + z)]' = (x + y)' + (x' + z)'$$
  
 $F' = [(x + y)' + (x' + z)']'$   
 $x$   
 $y$   
 $x'$   
 $z$ 

$$F = (AB' + CD')E + BC(A + B)$$

$$F' = [(AB' + CD')E + BC(A + B)]'$$

$$F' = [(AB' + CD')' + E']' + [(BC)' + (A + B)']']'$$

$$F' = [[((A' + B)' + (C' + D)')' + E']' + [(B' + C')' + (A + B)']']'$$




### Multi-level NAND:


$$F = (AB' + CD')E + BC(A + B)$$

$$F' = [(AB' + CD')E]' [BC(A + B)]'$$


$$F' = [((AB')'(CD')')'E]' [BC(A'B')']'$$




3.21 
$$F = w(x + y + z) + xyz$$
$$F' = [w(x + y + z)]'[xyz]' = [w(x'y'z')']'(xyz)'$$







3.23




$$F = AC' + A'D' + B'CD'$$
  
 $F' = D + ABC$   
 $F = [D + ABC]' = [D + (A' + B' + C']')]'$ 


	∖CD	1		C		
AE	3 /	00	01	11	10	
	00	1	$m_{I}$	<i>m</i> <sub>3</sub>	$m_2$	
	01	m <sub>4</sub>	<i>m</i> <sub>5</sub>	<i>m</i> <sub>7</sub>	$m_6$	D
,	11	1	m <sub>13</sub>	m <sub>15</sub>	1	
A	10	1	<i>m<sub>9</sub></i> 1	1	1	
				D D		

(a) 
$$F = C'D' + AB' + AD'$$


F' = (C'D')'(AB')'(AD')'AND-NAND:




**(b)** F' = [C'D' + AB' + AD']'AND-NOR:




(c) F = C'D' + AB' + AD' = (C + D)' + (A' + B)' + (A' + D)' F' = (C'D')'(AB')'(AD')' = (C + D)(A' + B)(A' + D) F = [(C + D)(A' + B)(A' + D)]'OR-NAND:



(d) F = C'D' + AB' + AD' = (C + D)' + (A' + B)' + (A' + D)'NOR-OR:




3.25




$$\begin{array}{cccc}
A & B & C & D \\
C & D & C & D
\end{array}$$

 $OR-OR \rightarrow OR$ 




The degenerate forms use 2-input gates to implement the functionality of 4-input gates.




3.27 
$$x \oplus y = x'y + xy'; Dual = (x' + y)(x + y') = (x \oplus y)'$$

3.26

3.28



 $(a) \ 3-bit \ odd \ parity \ generator$ 




(b) 4-bit odd parity generator

3.29 
$$D = A \oplus B \oplus C$$


$$E = A'BC + AB'C = (A \oplus B)C$$

$$F = ABC' + (A' + B')C = ABC' + (AB)'C = (AB) \oplus C$$

$$G = ABC$$



3.30 
$$F = AB'CD' + A'BCD' + AB'C'D + A'BC'D$$
$$F = (A \oplus B)CD' + (A \oplus B) C'D = (A \oplus B)(C \oplus D)$$



- 3.31 Note: It is assumed that a complemented input is generated by another circuit that is not part of the circuit that is to be described.
  - (a) module Fig\_3\_22a\_gates (F, A, B, C, C\_bar, D); output F; input A, B, C, C\_bar, D; w1, w2, w3, w4; wire (w1, C, D); and (w2, w1, B); or (w3, w2, A); and (w4, B, C\_bar); and or (F, w3, w4); endmodule

```
module Fig_3_23a_gates (F, A, A_bar, B, B_bar, C, D_bar);
(c)
        output F;
        input
                A, A bar, B, B bar, C, D bar;
        wire
                w1, w2, w3, w4;
                (w1, A, B bar);
        and
                (w2, A bar, B);
        and
                (w3, w1, w2);
        or
                (w4, C, D_bar);
        or
                (F, w3, w4);
        or
      endmodule
(d)
      module Fig_3_23b_gates (F, A, A_bar, B, B_bar, C_bar, D);
       input
                A, A bar, B, B bar, C bar, D;
       wire
                w1, w2, w3, w4;
                (w1, A, B_bar);
       nand
                (w2, A bar, B);
       nand
                (w1 bar, w1);
       not
       not
                (w2_bar, w2);
                (w3, w1_bar, w2_bar);
       or
       or
                (w4, C, D bar);
       not
                (w5, C_bar);
       not
                (w6, D);
       nand
                (F_bar, w5, w6);
                (F, F_bar);
       not
      endmodule
(e)
      module Fig 3 26 gates (F, A, B, C, D, E bar);
       output F;
        input
                A, B, C, D, E bar;
                w1, w2, w1_bar, w2_bar, w3_bar;
        wire
                (w1 bar, w1);
        not
        not
                (w2 bar, w2);
        not
                (w3 bar, E bar);
                (w1, A, B);
        nor
                (w2, C, D);
       nor
                (F, w1 bar, w2 bar, w3 bar);
        nand
      endmodule
(f)
      module Fig 3 27 gates (F, A, A bar, B, B bar, C, D bar);
       output F;
                A, A bar, B, B bar, C, D bar
       input
                w1, w2, w3, w4, w5, w6, w7, w8, w7_bar, w8_bar;
       wire
                (w1, A bar);
       not
                (w2, B bar);
       not
       not
                (w3, A);
       not
                (w4, B bar);
                (w7_bar, w7);
       not
       not
                (w8 bar, w8);
       and
                (w5 w1, w2);
       and
                (w6, w3, w4);
                (w7, w5, w6);
       nor
       nor
                (w8, C, D bar);
       and
                (F, w7 bar, w8 bar);
      endmodule
```

Note: It is assumed that a complemented input is generated by another circuit that is not part of the circuit that is to be described.

```
(a)
       module Fig_3_22a_CA (F, A, B, C, C_bar, D);
        output F;
        input
                 A, B, C, C bar, D;
        wire
                 w1, w2, w3, w4;
        assign w1 = C \& D;
        assign w2 = w1|B;
        assign w3 = w2 \& A);
       assign w4 = B & C_bar);
        assign F = w3 \mid w4);
       endmodule
(b)
      module Fig_3_22b_CA (F, A, B, C, C_bar, D);
        output F;
        input
                A, B, C, C_bar, D;
        wire
                 w1, w2, w3, w4;
        assign w1 bar = \simw1;
       assign B_bar = ~B;
        assign w3 bar = \simw3;
        assign w4 bar = \simw4;
       assign w1 = ~(C & D);
assign w2 = w1_bar | B_bar;
        assign w3 = \sim (w2 \& A);
        assign w4 = \sim (B \& C bar);
        assign F = w3_bar | w4_bar;
      endmodule
(c)
      module Fig_3_23a_CA (F, A, A_bar, B, B_bar, C, D_bar);
        output F;
        input A, A bar, B, B bar, C, D bar;
        wire
                w1, w2, w3, w4;
        assign w1 = A \& B bar;
        assign w2 = A bar & B;
       assign w3 = \overline{w1} | w2);
        assign w4 = C \mid D bar;
        assign F = w3 \mid w4;
       endmodule
(d)
      module Fig 3 23b CA (F, A, A bar, B, B bar, C bar, D);
        output F;
        input A, A_bar, B, B_bar, C_bar, D;
        wire w1, w2, w3, w4;
        assign w1 = \sim (A \& B_bar);
        assign w2 = \sim (A \text{ bar } \& B);
        assign w1 bar = \simw1;
       assign w2_bar = ~w2;
        assign w3 = w1 bar | w2 bar;
        assign w4, C | D bar;
        assign w5 = ~C_bar;
        assign w6 = \sim D;
        assign F bar = \sim(w5 & w6);
        assign F = \sim F bar;
       endmodule
```

```
output F;
        input
                  A, B, C, D, E bar;
                  w1, w2, w1_bar, w2_bar, w3_bar;
        wire
                  w1 bar = \sim w1;
        not
                  w2 bar = \sim w2;
        not
        not
                  w3 bar = \simE bar;
        nor
                  w1 = (A | B;
                  w2 = (C | D;
        nor
                  F = \sim (w1_bar \& w2_bar \& w3_bar);
        nand
       endmodule
(f)
       module Fig 3 27 CA (F, A, A bar, B, B bar, C, D bar);
        output F:
        input
                  A, A bar, B, B bar, C, D bar
        wire
                  w1, w2, w3, w4, w5, w6, w7, w8, w7_bar, w8_bar;
        not
                  w1 = A bar;
                  w2 = ~B bar;
        not
                  w3 = A;
        not
        not
                  w4 = \sim B bar;
        not
                  w7 bar = \sim w7;
                  w8 bar = \simw8;
        not
        assign
                 w5 = w1 \& w2;
        assign
                 w6 = w3 \& w4;
                 w7 = \sim (w5 \mid w6);
        assign
        assign w8 = \sim (C \mid D_bar);
```


assign F = w7 bar & w8 bar;

endmodule

**module** Fig\_3\_26\_CA (F, A, B, C, D, E\_bar);

#### 3.32 (a)

(e)



Initially, with xy = 00, w1 = w2 = 1, w3 = w4 = 0 and F = 0. w1 should change to 0 4ns after xy changes to 01. w4 should change to 1 8 ns after xy changes to 01. F should change from 0 to 1 10 ns after w4 changes from 0 to 1, i.e., 18 ns after xy changes from 00 to 01.

```
(b)
    `timescale 1ns/1ps

module Prob_3_33 (output F, input x, y);
wire w1, w2, w3, w4;

and #8 (w3, x, w1);
not #4 (w1, x);
and #8 (w4, y, w1);
not #4 (w2, y);
or #10 (F, w3, w4);

endmodule

module t_Prob_3_33 ();
reg x, y;
wire F;
```

```
Prob_3_33 M0 (F, x, y);

initial #200 $finish;

initial fork

x = 0;

y = 0;

#20 y = 1;

join


endmodule
```

output B

and g1(A, B, B);

**not** (D, B, A), **OR** (F, B; C);

(c) To simulate the circuit, it is assumed that the inputs xy = 00 have been applied sufficiently long for the circuit to be stable before xy = 01 is applied. The testbench sets xy = 00 at t = 0 ns, and xy = 1 at t = 10 ns. The simulator assumes that xy = 00 has been applied long enough for the circuit to be in a stable state at t = 0 ns, and shows F = 0 as the value of the output at t = 0. The waveforms show the response to xy = 01 applied at t = 10 ns.



```
3.34
                module Prob_3_34 (Out_1, Out_2, Out_3, A, B, C, D);
                  output Out_1, Out_2, Out_3;
                  input
                          A, B, C, D;
                  wire
                          A bar, B bar, C bar, D bar;
                  assign A bar = \simA;
                  assign B Bar = ~B;
                  assign D bar = \simD;
                          Out_1 = \sim( (C | B) & (A_bar | D) & B);
                  assign
                          Out_2 = ((C * B_bar) | (A & B & C) | (C_bar & B)) & (A | D bar);
                  assign Out_3 = C & ( (A & D) | B ) | (C & A_bar);
                endmodule
3.35
                                           // Line 1
         module Exmpl-3(A, B, C, D, F)
           inputs A, B, C, Output D, F,
                                           // Line 2
```

// Line 3

// Line 4 // Line 5

// Line 6

endofmodule;

// Line 7

Line 1: Dash not allowed, use underscore: Exmpl\_3. Terminate line with semicolon (;).

Line 2: **inputs** should be **input** (no s at the end). Change last comma (,) to semicolon (;). *Output* is declared but does not appear in the port list, and should be followed by a comma if it is intended to be in the list of inputs. If *Output* is a mispelling of **output** and is to declare output ports, *C* should be followed by a semicolon (;) and *F* should be followed by a semicolon (;).

Line 3: *B* cannot be declared as input (Line 2) and output (Line 3). Terminate the line with a semicolon (;).


Line 4: A cannot be an output of the primitive if it is an input to the module

Line 5: Too many entries for the not gate (only two allowed).


Line 6: OR must be in lowercase: change to "or".


Line 7: endmodule is mispelled. Remove semicolon (no semicolon after endmodule).

### 3.36 (a)



**(b)** 





```
3.37
```

```
UDP_Majority_4 (y, a, b, c, d);
outputy;
input
         a, b, c, d;
table
//a b c d : y
  0 0 0 0 : 0;
  0 0 0 1 : 0;
  0 0 1 0 : 0;
  0 0 1 1 : 0;
  0
    1 0 0 :
              0;
  0 1 0 1 : 0;
  0 1 1 0 : 0;
  0 1 1
         1 :
             1;
  1 0 0 0 : 0;
  1
   0 0 1 : 0;
  1
    0 1 0 : 0;
  1
    0 1
         1 :
              0;
  1
    1 0 0 : 0;
  1
    1
      0 1 : 0;
    1
       1 0 : 1;
  1 1 1
         1 : 1;
 endtable
endprimitive
```

```
3.38
```

```
module t_Circuit_with_UDP_02467;
 wire E, F;
 reg A, B, C, D;
 Circuit_with_UDP_02467 m0 (E, F, A, B, C, D);
 initial #100 $finish;
 initial fork
  A = 0; B = 0; C = 0; D = 0;
  #40 A = 1;
  #20 B = 1;
  #40 B = 0;
  #60 B = 1;
  #10 C = 1; #20 C = 0; #30 C = 1; #40 C = 0; #50 C = 1; #60 C = 0; #70 C = 1;
  #20 D = 1;
 join
endmodule
// Verilog model: User-defined Primitive
primitive UDP_02467 (D, A, B, C);
 output D;
 input A, B, C;
// Truth table for D = f (A, B, C) = \Sigma (0, 2, 4, 6, 7);
```

```
table
    // A B C
                      D // Column header comment
        0
                      1;
        0
           0
               1
                      0;
                      1;
        0
           1
               0
        0
           1
               1
                      0;
                      1;
           0
                      0;
               0
                      1;
        1
           1
               1
                      1;
      endtable
     endprimitive
    // Verilog model: Circuit instantiation of Circuit_UDP_02467
     module Circuit with UDP 02467 (e, f, a, b, c, d);
      output e, f;
      input
               a, b, c, d;
     UDP_02467 M0 (e, a, b, c);
                                //Option gate instance name omitted
                   (f, e, d);
     endmodule
                                                                                                 90
                                        30
                                                                     60
Name
```

A B C D

E F

### **CHAPTER 4**


4.1 (a) 
$$T_1 = B'C$$
,  $T_2 = A'B$ ,  $T_3 = A + T_1 = A + B'C$ ,  $T_4 = D \oplus T_2 = D \oplus (A'B) = A'BD' + D(A + B') = A'BD' + AD + B'D$   $F_1 = T_3 + T_4 = A + B'C + A'BD' + AD + B'D$  With  $A + AD = A$  and  $A + A'BD' = A + BD'$ :  $F_1 = A + B'C + BD' + B'D$  Alternative cover:  $F_1 = A + CD' + BD' + B'D$ 

$F_2 = T_2 + D = A'B + D$								
$ABCD \mid T_1 \mid T_2 \mid T_3 \mid T_4 \mid F_1 \mid F_2$								
0000	0	0	0	0	0	0		
0001	0	0	0	1	1	1		
0010	1	0	1	0	1	0		
0011	1	0	1	1	1	1		
0100	0	1	0	1	1	1		
0101	0	1	0	0	0	1		
0110	0	1	0	1	1	1		
0111	0	1	0	0	0	1		
1000	0	0	1	0	1	0		
1001	0	0	1	1	1	1		
1010	1	0	1	0	1	0		
1011	1	0	1	1	1	1		
1100	0	0	1	0	1	0		
1101	0	0	1	1	1	1		
1110	0	0	1	0	1	0		
1111	0	0	1	1	1	1		
	ı							

	∖CD	)		C		
		00	-01	11 .	10	
	00	$m_0$	1	1	1	
	01	1	$m_5$	$m_7$	<sup>m</sup> <sub>6</sub>	ח
	11	1	m <sub>13</sub>	m <sub>15</sub>	<i>m</i> <sub>14</sub> 1	В
A	10	m <sub>8</sub>	1	1	1	
	_			D		


$$F_1 = A + B'C + B'D + BD'$$

	∖CD	)		C		
AE	' \	00	01	11	10	
	00	$m_{\theta}$	1	1	$m_2$	_
	01	1	m <sub>5</sub>	<sup>m</sup> <sub>7</sub>	<sup>m</sup> <sub>6</sub> 1	$\Big \Big _{B}$
A	11	m <sub>12</sub>	m <sub>13</sub>	m <sub>15</sub>	m <sub>14</sub>	
	10	$m_8$	m <sub>9</sub> 1	1	m <sub>10</sub>	
	_			D		
		$F_2$	=A'B	+D		



 $F_1 = A + CD' + B'D + BD'$ 





$$F = (A + D)(A' + BC) = A'D + ABC + BCD += A'D + ABC$$

$$F = (A + D')(A' + BC) = A'D' + ABC + BCD' = A'D' + ABC$$

CD						
AB	' /	00	01	11	10	
	00	$m_0$	1	1	$m_2$	
	01	$m_4$	m <sub>5</sub>	1	$m_6$	D
4	11	m <sub>12</sub>	m <sub>13</sub>	m <sub>15</sub>	1 1	B
A	10	$m_8$	$m_g$	m <sub>11</sub>	m <sub>10</sub>	
	_			D		

F	= 4'D	+ 4RC	+ RCI	0 = 4'D	+ABC
$\Gamma$	-AD	$\top ADC$	$\top DCL$	-AD	$\top ADC$


,	ADC	/				
	$\backslash CD$	1		C	,	
AB	` /	00	01	11	10	
	00	1	$m_{_{I}}$	<i>m</i> <sub>3</sub>	1	
	01	1	$m_5$	<i>m</i> <sub>7</sub>	m <sub>6</sub>	$\left\  \cdot \right\ _B$
4	11	m <sub>12</sub>	m <sub>13</sub>	m <sub>15</sub>	1	
A	10	$m_8$	$m_g$	m <sub>11</sub>	m <sub>10</sub>	
	_				]	
				D		

$$G = A'D' + ABC + BCD' = A'D' + ABC$$


**4.3** (a) 
$$Y_i = (A_iS' + B_iS)E'$$
 for  $i = 0, 1, 2, 3$ 

**(b)** 1024 rows and 14 columns


### 4.4 (a)










4.5












xyz	F	<b>\</b> 1	VZ	A	y		
000	0	x	\ 00	01	11	10	
001	0		$m_0$	$m_{j}$	$m_3$	$m_2$	x
010	0	(		1	$^{\circ}I$	2	z
011	1						<i>y</i>
100	0	Г	$m_4$	$m_5$	$m_7$	$m_6$	
101	1	$x \mid 1$		1	1	1	$x \rightarrow $
110	1	L					y —
111	1				Z	]	
				F = xz	+yz+x	<i>y</i>	


 $\begin{array}{l} \textbf{module} \ \mathsf{Prob\_4\_6} \ (\textbf{output} \ \mathsf{F}, \ \textbf{input} \ x, \ y, \ z); \\ \textbf{assign} \ \mathsf{F} = (x \ \& \ z) \ | \ (y \ \& \ z) \ | \ (x \ \& \ y); \\ \textbf{endmodule} \end{array}$ 

### 4.7 (a)


ABCD	wxyz
0000	0000
0001	0001
0011	0010
0010	0011
0110	0100
0111	0101
0101	0110
0100	0111
1100	1000
1101	1001
1111	1010
1110	1011
1010	1100
1011	1101
1001	1110
1000	1111
	l




	∖CD	)		C				
		00	01	11	10			
	00	$m_0$	$m_I$	$m_3$	$m_2$			
	01	m <sub>4</sub>	<i>m</i> <sub>5</sub> 1	1	<sup>m</sup> <sub>6</sub> 1	B		
	11	m <sub>12</sub>	m <sub>13</sub>	m <sub>15</sub>	m <sub>14</sub>			
A	10	m <sub>8</sub>	<i>m</i> <sub>9</sub> 1	1	1			
$D$ $x = AB' + A'B = A \oplus B$								



 $y = A'B'C \ A'BC' + ABC + AB'C'$   $= A'(A \oplus B) + A(B \oplus C)'$   $= A \oplus B \oplus C$   $= X \oplus C$ 



 $z = A \oplus B \oplus C \oplus D$  $= y \oplus D$ 




**(b)** 

module Prob\_4\_7(output w, x, y, z, input A, B, C, D); always @ (A, B, C, D) case ({A, B, C, D}) 4'b0000: {w, x, y, z} = 4'b0000;

```
4'b0001:
                    \{w, x, y, z\} = 4'b1111;
    4'b0010:
                    \{w, x, y, z\} = 4'b1110;
    4'b0011:
                    \{w, x, y, z\} = 4'b1101;
    4'b0100:
                    \{w, x, y, z\} = 4'b1100;
    4'b0101:
                    \{w, x, y, z\} = 4'b1011;
    4'b0110:
                    \{w, x, y, z\} = 4'b1010;
    4'b0111:
                    \{w, x, y, z\} = 4'b1001;
    4'b1000:
                    \{w, x, y, z\} = 4'b1000;
    4'b1001:
                    \{w, x, y, z\} = 4'b0111;
    4'b1010:
                    \{w, x, y, z\} = 4'b0110;
    4'b1011:
                    \{w, x, y, z\} = 4'b0101;
    4'b1100:
                    \{w, x, y, z\} = 4'b0100;
    4'b1101:
                    \{w, x, y, z\} = 4'b0011;
    4'b1110:
                    \{w, x, y, z\} = 4'b0010;
    4'b1111:
                    \{w, x, y, z\} = 4'b0001;
  endcase
endmodule
```

### Alternative model:


```
module Prob_4_7(output\ w,\ x,\ y,\ z,\ input\ A,\ B,\ C,\ D); assign w=A; assign x=A\ B); assign y=x\ C; assign z=y\ D; endmodule
```




Alternative model:

```
 \begin{array}{l} \textbf{module} \ \ Prob\_4\_8(\textbf{output} \ w, \ x, \ y, \ z, \ \textbf{input} \ A, \ B, \ C, \ D); \\ \textbf{assign} \ \ w = (A\&B) \mid (A\&(^{C}C))\&(^{C}D); \\ \textbf{assign} \ \ x = (\ (^{B})\&C) \mid ((^{B})\&D) \mid (B\&(^{C}C))\&(^{C}D); \\ \textbf{assign} \ \ y = C \land D; \\ \textbf{assign} \ \ \textbf{z} = \textbf{D}; \\ \textbf{endmodule} \end{array}
```


ABCD	а	b	С	d	е	f	g
0000	1	1	1	1	1	1	0
0001	0	1	1	0	0	0	0
0010	1	1	0	1	1	0	1
0011	1	1	1	1	0	0	1
0100	0	1	1	0	0	1	1
0101	1	0	1	1	0	1	1
0110	1	0	1	1	1	1	1
0111	1	1	1	0	0	0	0
1000	1	1	1	1	1	1	1
1001	1	1	1	1	0	1	1







$$a = A'C + A'BD + B'C'D' + AB'C'$$


$$b = A'B' + A'C'D' + A'CD + AB'C'$$






$$c = A'B + A'D + B'C'D' + AB'C' \qquad d = A'CD' + A'B'C + B'C'D' + AB'C' + A'BC'D$$






		∖CD			C			
	AB	`\	00	01	11	10		
		00	$m_{\theta}$	$m_I$	<i>m</i> <sub>3</sub> 1	1	_	
3		01	1	m <sub>5</sub>	$m_7$	m <sub>6</sub> 1	В	
•	1	11	m <sub>12</sub>	m <sub>13</sub>	m <sub>15</sub>	m <sub>14</sub>		
	A	10	m <sub>8</sub>	m <sub>9</sub> 1	<i>m</i> <sub>11</sub>	m <sub>10</sub>		
	D $g = A'CD' + A'B'C' + A'BC' + AB'C'$							




For a 5-bit 2's complementer with input E and output v:

$$v = E \oplus (A + B + C + D)$$





Note: 5-bit output



Note: To decrement the 4-bit number, add -1 to the number. In 2's complement format ( add  $F_h$ ) to the number. An attempt to decrement 0 will assert the borrow bit. For waveforms, see solution to Problem 4.52.

4.12

(a)

x y		
0 0 0 1 1 0 1 1	0 0	D = x'y + xy'
0 1	1 1	B = x'y + xy $B = x'y$
1 0	0 1	B-xy
1.1	0.0	

**(b)** 

$x y B_{in}$	BD	
0 0 0	0 0	$Diff = x \oplus y \oplus z$
0 0 1	1 1	$B_{out} = x'y + x'z + yz$
0 1 0	1 1	$D_{out} = x y + x z + yz$
0 1 1	1 0	
1 0 0	0 1	
1 0 1	0 0	
1 1 0	0 0	
1 1 1	1 1	

- **4.13** Sum *C V* 
  - **(a)** 1101 0 1
  - **(b)** 0001 1 1
  - (c) 0100 1 0
  - **(d)** 1011 0 1
  - **(e)** 1111 0 0
- 4.14 xor AND OR XOR

$$10 + 5 + 5 + 10 = 30 \text{ ns}$$

4.15 
$$C_4 = G_3 + P_3C_3 = G_3 + P_3(G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0)$$
$$= G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0 + P_3P_2P_1P_0C_0$$

4.16 (a)

$$\begin{split} (C'G'_i + p'_i)' &= (C_i + G_i)P_i = G_iP_i + P_iC_i \\ &= A_iB_i(A_i + B_i) + P_iC_i \\ &= A_iB_i + P_iC_i = G_i + P_iC_i \\ &= A_iB_i + (A_i + B_i)C_i = A_iB_i + A_iC_i + B_iC_i = C_{i+1} \\ (P_iG'_i) \oplus C_i &= (A_i + B_i)(A_iB_i)' \oplus C_i = (A_i + Bi)(A'_i + B'_i) \oplus C_i \\ &= (A'_iB_i + A_iB'_i) \oplus C_i = A_i \oplus B_i \oplus C_i = S_i \end{split}$$

**(b)** 

Output of NOR gate =  $(A_0 + B_0)' = P'_0$ Output of NAND gate =  $(A_0B_0)' = G'_0$  $S_1 = (P_0G'_0) \oplus C_0$  $C_1 = (C'_0G'_0 + P'_0)'$  as defined in part (a)

4.17 (a)

$$(C'_iG'_i + P'_i)' = (C_i + G_i)P_i = G_iP_i + P_iC_i = A_iB_i(A_i + B_i) + P_iC_i$$
  
=  $A_iB_i + P_iC_i = G_i + P_iC_i$   
=  $A_iB_i + (A_i + B_i)C_i = A_iB_i + A_iC_i + B_iC_i = C_{i+1}$ 

$$\begin{split} (P_iG'_i) \oplus C_i &= (A_i + B_i)(A_iB_i)' \oplus C_i = (A_i + B_i)(A'_i + B'_i) \oplus C_i \\ &= (A'_iB_i + A_iB'_i) \oplus C_i = A_i \oplus B_i \oplus C_i = S_i \end{split}$$


**(b)** 


Output of NOR gate =  $(A_0 + B_0)' = P'_0$ Output of NAND gate =  $(A_0B_0)' = G'_0$ 

$$S_0 = (P_0G'_0) \oplus C_0$$


$$C_1 = (C'_0G'_0 + P'_0)' \quad \text{as defined in part (a)}$$

Inputs ABCD	-	
0000 0001 0010 0011	1001 1000 0111 0110	$d(A, b, c, d) = \Sigma(10, 11, 12, 13, 14, 15)$
0100 0101 0110	0101 0100 0011	
0111 1000 1001	0011 0010 0001 0000	






**4.20** Combine the following circuit with the 4-bit binary multiplier circuit of Fig. 4.16.




4.21




$$x=(A_0\oplus B_0)'(A_1\oplus B_1)'(A_2\oplus B_2)'(A_3\oplus B_3)'$$

XS-3	Binary
ABCD	wxyz
0011	0000
0100	0001
0101	0010
0110	0011
0111	0100
1000	0101
1001	0110
1010	0111
1011	1000
1100	1001
	l



4.23



Inputs: 
$$A, B, C, D$$


$$D_0 = A'B'C'D' \qquad D_5 = BC'D'$$

$$D_1 = A'B'C'D \qquad D_6 = BCD'$$


$$D_2 = B'CD' \qquad D_7 = BCD$$


$$D_3 = B'CD \qquad D_8 = AD'$$

$$D_4 = BC'D' \qquad D_9 = AD$$















### 4.28 (a)


$$F_1 = x(y + y')z = x'y'z' = \Sigma(0, 5, 7)$$


$$F_2 = xy'z' + x'y + x'y(z + z') = \Sigma(2, 3, 4)$$


$$F_3 = x'y'z + xy(z + z') = \Sigma(1, 6, 7)$$



(b)










	$\sqrt{yz}$			<u>y</u>	
	x	00	01	11	10
	0	$m_{\theta}$	1	1	$m_2$
x	1	$m_4$	<i>m</i> <sub>5</sub>	1	<i>m</i> <sub>6</sub>
				Z	l

$$F_3 = x'z + yz = \Sigma(1, 3, 7)$$

### 4.29








 $y = D'_{0}D_{1} + D'_{0}D'_{2}$ 

Inputs							Outputs		
$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$	x y z	V
0	0	0	0	0	0	0	0	x x x (	0
1	0	0	0	0	0	0	0	0 0 0	1
X	1	0	0	0	0	0	0	0 0 1	1
X	X	1	0	0	0	0	0	0 1 0	1
X	X	X	1	0	0	0	0	0 1 1	1
X	X	X	X	1	0	0	0	1 0 0	1
X	X	X	X	X	1	0	0	1 0 1	1
X	X	X	X	X	X	1	0	1 0 0	1
X	X	X	X	X	X	X	1	1 1 1 1	1


$$If D_2 = 1, D_6 = 1, all \ others = 0$$
 Output  $xyz = 100 \ and \ V = 1$ 

4.31




**4.32** (a)  $F = \Sigma (0, 2, 5, 7, 11, 14)$ 

Inputs ABCD	F
0000	$1_{F=D'}$
0001	0 0
0010	1 <sub>E - D</sub>
0011	$\int_{0}^{1} F = D$
0100	0 F = D
0101	$1^{F} = D$
0110	$0_{F=D}$
0111	$1^{r-D}$
1000	0 F = 0
1001	$0^{T-\theta}$
1010	0 F = 0
1011	$0^{F-\theta}$
1100	$0_{F=D}$
1101	$1^{\Gamma-D}$
1110	1
1111	$\int_{0}^{1} F = D'$




**(b)** 
$$F = \Pi(3, 8, 12) = (A' + B' + C + D)(A + B' + C' + D')(A + B + C' + D')$$
  
 $F' = ABC'D' + A'BCD + A'B'CD = \Sigma(12, 7, 3)$   
 $F = \Sigma(0, 1, 2, 4, 5, 6, 8, 9, 10, 11, 13, 14, 15)$ 

Inputs ABCD	F
0000	$^{1}F = 1$
0001	1 1
0010	$\frac{1}{E-D'}$
0011	$0^{F=D'}$
0100	$\frac{1}{F} = 1$
0101	$1^{F-I}$
0110	$1_{F=D'}$
0111	$0^{T-D}$
1000	$^{1}F = 1$
1001	$1^{I^{\prime}-I}$
1010	$\frac{1}{F} = 1$
1011	$1^{F-I}$
1100	${}^{0}_{\bullet}F = D$
1101	1 - D
1110	$\frac{1}{F=1}$
1111	1 - 1



4.33


$$S(x, y, z) = \Sigma(1, 2, 4, 7)$$
  
 $C(x, y, z) = \Sigma(3, 5, 6, 7)$ 



4.34 (a)


	A	В	C	D	F
$I_3 = 1$	0	1	1	0	1
-3 1	0	1	1	1	1
I — 1	1	0	1	0	1
$I_5 = 1$	1	0	1	1	1
	0	0	0	0	0
$I_0 = D$	0	0	0	1	1
, D	1	0	0	0	0
$I_4 = D$	1	0	0	1	1
I - D'	1	1	0	0	1
$I_6 = D'$	1	1	0	1	0

Other minterms = 0  
since 
$$I_1 = I_2 = I_7 = 0$$



$$F(A, B, C, D) = \Sigma(1, 6, 7, 9, 10, 11, 12)$$


	A	В	С	D	F
$I_1 = 0$	0	0	1	0	0
11 0	0	0	1	1	0
$I_2 = 0$	0	1	0	0	0
12 0	0	1	0	1	0
I - 1	0	1	1	0	1
$I_3 = I$	0	1	1	1	1
T _ 1	1	1	1	0	1
$I_7 = 1$	1	1	1	1	1
I = D	1	0	0	0	0
$I_4 = D$	1	0	0	1	1
	0	0	0	0	1
$I_0 = D'$	0	0	0	1	0
I DI	1	1	0	0	1
$I_6 = D'$	1	1	0	1	0



 $Other\ minterms = 0 \\ since\ I_1 = I_2 = 0$ 

 $F(A, B, C, D) = \Sigma(0, 1, 6, 7, 9, 13, 14, 15)$ 

4.35 (a)




**(b)** 

Inputs	
ABCD	F
0000	0 A
0001	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
0010	$1  F = C'D + CD'  S_0$
0011	0
0100	$\frac{1}{2}AB = 01$
0101	$\begin{bmatrix} 0 & AB - 01 \\ 0 & F = C'D' + CD \end{bmatrix} \qquad \begin{bmatrix} Ax 1 \\ 0 & Ax 1 \end{bmatrix}$
0110	$C \longrightarrow 1 MUX$
0111	$D \longrightarrow D$
1000	
1001	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
1010	1  F = 1
1011	1
1100	AB = 11
1101	F = D
1110	$0^{-\Gamma-D}$
1111	1


```
4.36
          module priority encoder gates (output x, y, V, input D0, D1, D2, D3); // V2001
           wire w1, D2 not;
           not (D2 not, D2);
                 (x, D2, D3);
           or
                 (V, D0, D1, x);
           or
           and (w1, D2_not, D1);
           or
                 (y, D3, w1);
          endmodule
          Note: See Problem 4.45 for testbench)
4.37
          module Add Sub 4 bit (
           output [3: 0] S,
           output C,
           input [3: 0] A, B,
           input M
          );
           wire [3: 0] B xor M;
           wire C1, C2, C3, C4;
           assign C = C4;
                               // output carry
           xor (B xor M[0], B[0], M);
           xor (B xor M[1], B[1], M);
           xor (B_xor_M[2], B[2], M);
           xor (B_xor_M[3], B[3], M);
           // Instantiate full adders
           full adder FA0 (S[0], C1, A[0], B xor M[0], M);
           full_adder FA1 (S[1], C2, A[1], B_xor_M[1], C1);
           full adder FA2 (S[2], C3, A[2], B xor M[2], C2);
           full_adder FA3 (S[3], C4, A[3], B_xor_M[3], C3);
          endmodule
          module full adder (output S, C, input x, y, z); // See HDL Example 4.2
           wire S1, C1, C2;
           // instantiate half adders
           half adder HA1 (S1, C1, x, y);
           half adder HA2 (S, C2, S1, z);
           or G1 (C, C2, C1);
          endmodule
          module half adder (output S, C, input x, y);
                                                        // See HDL Example 4.2
           xor (S, x, y);
           and (C, x, y);
          endmodule
          module t_Add_Sub_4_bit ();
           wire [3: 0] S;
           wire C;
           reg [3: 0] A, B;
           reg M;
           Add_Sub_4_bit M0 (S, C, A, B, M);
           initial #100 $finish;
           initial fork
            #10 M = 0;
            #10 A = 4'hA;
```

#10 B = 4'h5;

```
#50 M = 1;
#70 B = 4'h3;
join
endmodule
```



```
module quad_2x1_mux (
                                       // V2001
 input
          [3: 0] A, B,
                                       // 4-bit data channels
 input
                  enable bar, select, // enable bar is active-low)
 output [3: 0] Y
                                       // 4-bit mux output
 //assign Y = enable bar ? 0 : (select ? B : A);
                                                     // Grounds output
 assign Y = enable bar ? 4'bzzzz : (select ? B : A); // Three-state output
endmodule
// Note that this mux grounds the output when the mux is not active.
module t quad 2x1 mux ();
 reg
        [3: 0] A, B, C;
                                           // 4-bit data channels
                                           // enable_bar is active-low)
 reg
              enable bar, select;
                                           // 4-bit mux
 wire [3: 0] Y:
 quad 2x1 mux M0 (A, B, enable bar, select, Y);
 initial #200 $finish;
 initial fork
  enable bar = 1;
  select = 1;
  A = 4'hA;
  B = 4'h5:
  #10 \text{ select} = 0;
                     // channel A
  #20 enable bar = 0;
  #30 A = 4'h0;
  #40 A = 4'hF;
  #50 enable bar = 1;
  #60 select = 1;
                     // channel B
  #70 enable bar = 0;
  #80 B = 4'h00;
  #90 B = 4'hA;
  #100 B = 4'hF;
  #110 enable bar = 1;
  #120 select = 0;
  #130 \text{ select} = 1;
  #140 enable bar = 1;
endmodule
```



With three-state output:

```
Name 0 70 140

A[3:0] a 0 f

B[3:0] 5 0 a f

enable_bar select


Y[3:0] z (a 0 ) f (z ) 5 (0 ) a ) f


z
```

```
4.39
          // Verilog 1995
          module Compare (A, B, Y);
                    [3: 0] A, B; // 4-bit data inputs.
                    [5: 0] Y;
           output
                                  // 6-bit comparator output.
                    [5: 0] Y;
                                  // EQ, NE, GT, LT, GE, LE
           reg
           always @ (A or B)
            if (A==B)
                               Y = 6'b10 0011;
                                                       // EQ, GE, LE
            else if (A < B)
                               Y = 6'b01 0101;
                                                       // NE, LT, LE
            else
                               Y = 6'b01 1010;
                                                       // NE, GT, GE
          endmodule
        // Verilog 2001, 2005
          module Compare (input [3: 0] A, B, output reg [5:0] Y);
           always @ (A, B)
            if (A==B)
                               Y = 6'b10 0011;
                                                       // EQ, GE, LE
            else if (A < B)
                               Y = 6'b01 0101;
                                                       // NE, LT, LE
            else
                               Y = 6'b01_1010;
                                                       // NE, GT, GE
          endmodule
4.40
           module Prob_4_40 (
           output [3: 0] sum diff, output carry borrow,
           input [3: 0] A, B, input sel_diff
            assign {carry borrow, sum diff} = sel diff ? A - B : A + B;
          endmodule
          module t Prob 4 40;
           wire [3: 0] sum_diff;
           wire carry borrow;
           reg [3:0] A, B;
```

```
reg sel diff;
            integer I, J, K;
            Prob_4_40 M0 ( sum_diff, carry_borrow, A, B, sel_diff);
            initial #4000 $finish;
            initial begin
             for (I = 0; I < 2; I = I + 1) begin
              sel diff = I;
              for (J = 0; J < 16; J = J + 1) begin
               for (K = 0; K < 16; K = K + 1) begin B = K; #5; end
             end
            end
          endmodule
4.41
            module Prob_4_41 (
            output reg [3: 0] sum diff, output reg carry borrow,
            input [3: 0] A, B, input sel diff
            );
             always @ (A, B, sel diff)
             {carry borrow, sum diff} = sel diff? A - B : A + B;
          endmodule
          module t_Prob_4_41;
            wire [3: 0] sum diff;
            wire carry borrow;
            reg [3:0] A, B;
            reg sel_diff;
            integer I, J, K;
            Prob_4_46 M0 ( sum_diff, carry_borrow, A, B, sel_diff);
            initial #4000 $finish;
            initial begin
             for (I = 0; I < 2; I = I + 1) begin
              sel diff = I;
              for (J = 0; J < 16; J = J + 1) begin
               for (K = 0; K < 16; K = K + 1) begin B = K; #5; end
              end
             end
            end
```


endmodule





```
4.42
          (a)
          module Xs3_Gates (input A, B, C, D, output w, x, y, z);
           wire B bar, C or D bar;
           wire CD, C_or_D;
                 (C or_D, C, D);
           or
           not (C_or_D_bar, C_or_D);
           not (B bar, B);
           and (CD, C, D);
           not (z, D);
                 (y, CD, C_or_D_bar);
           or
           and (w1, C_or_D_bar, B);
           and (w2, B bar, C or D);
           and (w3, C_or_D, B);
                 (x, w1, w2);
           or
                 (w, w3, A);
           or
          endmodule
          module Xs3 Dataflow (input A, B, C, D, output w, x, y, z);
          assign \{w, x, y, z\} = \{A, B, C, D\} + 4'b0011;
          endmodule
          (c)
          module Xs3_Behavior 95 (A, B, C, D, w, x, y, z);
                    A, B, C, D;
           input
           output w, x, y, z;
           reg w, x, y, z;
           always @ (A or B or C or D) begin {w, x, y, z} = {A, B, C, D} + 4'b0011; end
          endmodule
          module Xs3_Behavior_01 (input A, B, C, D, output reg w, x, y, z);
```

```
always @ (A, B, C, D) begin \{w, x, y, z\} = \{A, B, C, D\} + 4'b0011; end
endmodule
module t_Xs3 Converters ();
 reg A, B, C, D;
 wire w_Gates, x_Gates, y_Gates, z_Gates;
 wire w_Dataflow, x_Dataflow, y_Dataflow, z_Dataflow;
 wire w Behavior 95, x Behavior 95, y Behavior 95, z Behavior 95;
 wire w Behavior 01, x Behavior 01, y Behavior 01, z Behavior 01;
 integer k;
 wire [3: 0] BCD value;
 wire [3: 0] Xs3 Gates = {w Gates, x Gates, y Gates, z Gates};
 wire [3: 0] Xs3 Dataflow = {w Dataflow, x Dataflow, y Dataflow, z Dataflow};
 wire [3: 0] Xs3_Behavior_95 = {w_Behavior_95, x_Behavior_95, y_Behavior_95, z_Behavior_95};
 wire [3: 0] Xs3 Behavior 01 = {w Behavior 01, x Behavior 01, y Behavior 01, z Behavior 01};
 assign BCD value = {A, B, C, D};
 Xs3_Gates M0 (A, B, C, D, w_Gates, x_Gates, y_Gates, z_Gates);
 Xs3 Dataflow M1 (A, B, C, D, w Dataflow, x Dataflow, y Dataflow, z Dataflow);
 Xs3_Behavior_95 M2 (A, B, C, D, w_Behavior_95, x_Behavior_95, y_Behavior_95, z_Behavior_95);
 Xs3 Behavior 01 M3 (A, B, C, D, w Behavior 01, x Behavior 01, y Behavior 01, z Behavior 01);
 initial #200 $finish;
 initial begin
  k = 0;
  repeat (10) begin \{A, B, C, D\} = k; #10 k = k + 1; end
 end
```




4.43 Two-channel mux with 2-bit data paths, enable, and three-state output.

```
4.44
```

```
module ALU (output reg [7: 0] y, input [7: 0] A, B, input [2: 0] Sel);
always @ (A, B, Sel) begin
y = 0;
case (Sel)
3'b000: y = 8'b0;
3'b001: y = A & B;
3'b010: y = A | B;
3'b011: y = A ^ B;
```

```
3'b100:
              y = A + B;
   3'b101:
             y = A - B;
   3'b110:
             y = \sim A;
              y = 8'hFF;
   3'b111:
  endcase
 end
endmodule
module t ALU ():
 wire[7: 0]y;
 reg [7: 0] A, B;
 reg [2: 0] Sel;
 ALU M0 (y, A, B, Sel);
initial #200 $finish:
 initial fork
   #5 begin A = 8'hAA; B = 8'h55; end
                                        // Expect y = 8'd0
  #10 begin Sel = 3'b000; A = 8'hAA; B = 8'h55; end // y = 8'b000
                                                                   Expect y = 8'd0
  #20 begin Sel = 3'b001; A = 8'hAA; B = 8'hAA; end // y = A & B
                                                                   Expect y = 8'hAA = 8'1010 1010
  #30 begin Sel = 3'b001; A = 8'h55; B = 8'h55; end // y = A & B
                                                                   Expect y = 8'h55 = 8'b0101_0101
  #40 begin Sel = 3'b010; A = 8'h55; B = 8'h55; end // y = A | B
                                                                   Expect y = 8'h55 = 8'b0101 0101
  #50 begin Sel = 3'b010; A = 8'hAA; B = 8'hAA; end // y = A | B
                                                                   Expect y = 8'hAA = 8'b1010 1010
  #60 begin Sel = 3'b011; A = 8'h55; B = 8'h55; end // y = A ^B
                                                                   Expect y = 8'd0
  #70 begin Sel = 3'b011; A = 8'hAA; B = 8'h55; end // y = A ^ B
                                                                   Expect y = 8'hFF = 8'b1111 1111
  #80 begin Sel = 3'b100; A = 8'h55; B = 8'h00; end // y = A + B
                                                                   Expect y = 8'h55 = 8'b0101 0101
  #90 begin Sel = 3'b100; A = 8'hAA; B = 8'h55; end // y = A + B
                                                                   Expect y = 8'hFF = 8'b1111 1111
 #110 begin Sel = 3'b101; A = 8'hAA; B = 8'h55; end // y = A - B
                                                                   Expect y = 8'h55 = 8'b0101 0101
 #120 begin Sel = 3'b101; A = 8'h55; B = 8'hAA; end // y = A - B
                                                                   Expect y = 8'hab = 8'b1010 1011
 #130 begin Sel = 3'b110; A = 8'hFF; end
                                                    // y = \sim A
                                                                   Expect y = 8'd0
 #140 begin Sel = 3'b110; A = 8'd0; end
                                                    // y = \sim A
                                                                   Expect y = 8'hFF = 8'b1111 1111
                                                    // y = ~A
 #150 begin Sel = 3'b110; A = 8'hFF; end
                                                                   Expect y = 8'd0
 #160 begin Sel = 3'b111; end
                                                     // y = 8'hFF
                                                                   Expect y = 8'hFF = 8'b1111 1111
join
endmodule
```



Note that the subtraction operator performs 2's complement subtraction. So 8'h55 - 8'hAA adds the 2's complement of 8'hAA to 8'h55 and gets 8'hAB. The sign bit is not included in the model, but hand calculation shows that the  $9^{th}$  bit is 1, indicating that the result of the operation is negative. The magnitude of the result can be obtained by taking the 2's complement of 8'hAB.


```
4.45
```

```
module priority_encoder_beh (output reg X, Y, V, input D0, D1, D2, D3); // V2001
always @ (D0, D1, D2, D3) begin
X = 0;
Y = 0:
```

```
V = 0;
        casex ({D0, D1, D2, D3})
            4'b0000: \{X, Y, V\} = 3'bxx0;
            4'b1000: \{X, Y, V\} = 3'b001;
            4'bx100: \{X, Y, V\} = 3'b011;
            4'bxx10: \{X, Y, V\} = 3'b101;
            4'bxxx1: \{X, Y, V\} = 3'b111;
             default: \{X, Y, V\} = 3'b000;
        endcase
    end
endmodule
module t priority encoder beh (); // V2001
    wire X, Y, V:
    reg D0, D1, D2, D3;
    integer k;
    priority_encoder_beh M0 (X, Y, V, D0, D1, D2, D3);
    initial #200 $finish;
    initial begin
        k = 32'bx;
        #10 for (k = 0; k \le 16; k = k + 1) #10 {D0, D1, D2, D3} = k;
    end
endmodule
                                                                                                                           60
                                                                                                                                                                                                                     120
                                                                                                                                                                                                                                                                                                              180
            Name
                                                                                                                       5
                                                                                                                                     6
                                                                                                                                                                8
                                                                                                                                                                                           10 \ 11 \ 12 \ 13 \ 14 \ 15 \ 16
                                                                                                                                                                               9
                  k
                  D0
                  D1
                  D2
                  D3
                  Х
                  Υ
                  ν
            F = \Sigma(0, 2, 5, 7, 11, 14)
            See code below.
(b) From prob 4.32:
            F = \Pi (3, 8, 12) = (A' + B' + C + D)(A + B' + C' + D')(A + B + C' + D')
            F' = ABC'D' + A'BCD + A'B'CD = \Sigma(12, 7, 3)
            F = \Sigma(0, 1, 2, 4, 5, 6, 8, 9, 10, 11, 13, 14, 15)
            module Prob_4_46a (output F, input A, B, C, D);
            assign F = (-A\&-B\&-C\&-D) | (-A\&-B\&C\&-D) | (-A\&B\&-C\&D) | (-A\&B\&C\&D) |
            (A&B&C&~D);
            endmodule
            module Prob 4 46b (output F, input A, B, C, D);
```

assign F = (-A&-B&-C&-D) | (-A&-B&-C&D) | (-A&-B&-C&-D) | (-A&-C&-D) | (-A&-B&-C&-D) | (-A&-C&-D) |

```
(~A&B&C&~D) | (A&~B&~C&~D) | (A&~B&~C&D) | (A&~B&C&~D) | (A&B&C&D) | (A&B&C&D)
```




```
4.47
```

```
output [3: 0]
                      S,
 output
              C, V,
 input
          [3: 0]
                      A, B,
 input
              M
);
 wire
              C3;
 assign \{C3, S[2: 0]\} = A[2: 0] + (\{M, M, M\} \land B[2: 0]) + M;
 assign \{C, S[3]\} = A[3] + M ^ B[3] + C3;
 assign V = C ^ C3;
endmodule
module t_Add Sub 4 bit Dataflow ();
 wire [3: 0] S;
 wire C, V;
 reg [3: 0] A, B;
 reg M;
 Add Sub 4 bit Dataflow M0 (S, C, V, A, B, M);
 initial #100 $finish;
 initial fork
  #10 M = 0;
  #10 A = 4'hA;
  #10 B = 4'h5;
```

module Add Sub 4 bit Dataflow (

```
#50 M = 1;
#70 B = 4'h3;
join
endmodule
```

#100 En = 0; #115 En = 1;



```
4.48
```

```
module ALU 3state (output [7: 0] y tri, input [7: 0] A, B, input [2: 0] Sel, input En);
 reg [7: 0] y;
 assign y_tri = En ? y: 8'bz;
 always @ (A, B, Sel) begin
  y = 0;
  case (Sel)
   3'b000:
             y = 8'b0;
   3'b001:
              y = A \& B;
              y = A \mid B;
   3'b010:
   3'b011:
              y = A ^B;
   3'b100:
             y = A + B;
              y = A - B;
   3'b101:
   3'b110:
              y = \sim A;
   3'b111:
              y = 8'hFF;
  endcase
 end
endmodule
module t ALU 3state ();
 wire[7: 0] y;
 reg [7: 0] A, B;
 reg [2: 0] Sel;
 req En:
 ALU 3state M0 (y, A, B, Sel, En);
initial #200 $finish;
 initial fork
   #5 En = 1:
   #5 begin A = 8'hAA; B = 8'h55; end
                                          // Expect y = 8'd0
  #10 begin Sel = 3'b000; A = 8'hAA; B = 8'h55; end // y = 8'b000
                                                                    Expect y = 8'd0
  #20 begin Sel = 3'b001; A = 8'hAA; B = 8'hAA; end // y = A & B
                                                                    Expect y = 8'hAA = 8'1010 1010
  #30 begin Sel = 3'b001; A = 8'h55; B = 8'h55; end // y = A & B
                                                                    Expect y = 8'h55 = 8'b0101 0101
  #40 begin Sel = 3'b010; A = 8'h55; B = 8'h55; end // y = A | B Expect y = 8'h55 = 8'b0101_0101
  #50 begin Sel = 3'b010; A = 8'hAA; B = 8'hAA; end // y = A | B
                                                                    Expect y = 8'hAA = 8'b1010 1010
  #60 begin Sel = 3'b011; A = 8'h55; B = 8'h55; end // y = A ^ B
                                                                    Expect y = 8'd0
  #70 begin Sel = 3'b011; A = 8'hAA; B = 8'h55; end // y = A ^ B
                                                                    Expect y = 8'hFF = 8'b1111 1111
  #80 begin Sel = 3'b100; A = 8'h55; B = 8'h00; end // y = A + B
                                                                    Expect y = 8'h55 = 8'b0101 0101
  #90 begin Sel = 3'b100; A = 8'hAA; B = 8'h55; end // y = A + B
                                                                    Expect y = 8'hFF = 8'b1111 1111
```

4.49

```
Expect y = 8'h55 = 8'b0101_0101
 #110 begin Sel = 3'b101; A = 8'hAA; B = 8'h55; end // y = A - B
   #120 begin Sel = 3'b101; A = 8'h55; B = 8'hAA; end // y = A - B
                                                                        Expect y = 8'hab = 8'b1010 1011
   #130 begin Sel = 3'b110; A = 8'hFF; end
                                                         // y = ~A
                                                                        Expect y = 8'd0
   #140 begin Sel = 3'b110; A = 8'd0; end
                                                         // y = \sim A
                                                                        Expect y = 8'hFF = 8'b1111 11111
   #150 begin Sel = 3'b110; A = 8'hFF; end
                                                         // y = \sim A
                                                                        Expect y = 8'd0
   #160 begin Sel = 3'b111; end
                                                         // y = 8'hFF
                                                                        Expect y = 8'hFF = 8'b1111 1111
   join
 endmodule
 // See Problem 4.1
 module Problem 4 49 Gates (output F1, F2, input A, B, C, D);
   wire A bar = !A;
   wire B_bar = !B;
   and (T1, B_bar, C);
   and (T2, A bar, B);
   or (T3, A, T1);
  xor (T4, T2, D);
   or (F1, T3, T4);
  or (F2, T2, D);
 endmodule
 module Problem_4_49_Boolean_1 (output F1, F2, input A, B, C, D);
  wire A bar = !A;
   wire B_bar = !B;
   wire T1 = B bar && C;
   wire T2 = A bar && B;
   wire T3 = A || T1;
   wire T4 = T2 ^ D;
   assign F1 = T3 || T4;
   assign F2 = T2 || D;
 endmodule
 module Problem 4 49 Boolean 2(output F1, F2, input A, B, C, D);
  assign F1 = A || (!B && C) || (B && (!D)) || (!B && D);
  assign F2 = ((!A) \&\& B) || D;
 endmodule
 module t Problem 4 49;
   reg A, B, C, D;
   wire F1 Gates, F2 Gates;
   wire F1 Boolean 1, F2 Boolean 1;
   wire F1 Boolean 2, F2 Boolean 2;
   Problem_4_48_Gates
                           M0 (F1_Gates, F2_Gates, A, B, C, D);
   Problem 4 48 Boolean 1 M1 (F1 Boolean 1, F2 Boolean 1, A, B, C, D);
   Problem_4_48_Boolean_2
                               M2 (F1_Boolean_2, F2_Boolean_2, A, B, C, D);
   initial #100 $finish;
   integer K;
   initial begin
   for (K = 0; K < 16; K = K + 1) begin \{A, B, C, D\} = K; \#5; end
   end
 endmodule
// See Problem 4.8 and Table 1.5.
// Verilog 1995
module Prob 4 50 (Code 8 4 m2 m1, A, B, C, D);
output [3: 0] Code 8 4 m2 m1;
input
             A, B, C, D;
reg [3: 0]
            Code 8 4 m2 m1;
// Verilog 2001, 2005
```

```
module Prob 4 50 (output reg [3: 0] Code 8 4 m2 m1, input A, B, C, D);
 always @ (A, B, C, D)
                               // always @ (A or B or C or D)
  case ({A, B, C, D})
   4'b0000: Code 8 4 m2 m1 = 4'b0000;
                                            // 0
                                                   0
   4'b0001: Code 8 4 m2 m1 = 4'b0111;
                                            // 1
                                                   7
                                            // 2
   4'b0010: Code_8_4_m2_m1 = 4'b0110;
                                                   6
   4'b0011: Code 8 4 m2 m1 = 4'b0101;
                                            // 3
                                                   5
                                            // 4
                                                   4
   4'b0100: Code 8 4 m2 m1 = 4'b0100;
   4'b0101: Code 8 4 m2 m1 = 4'b1011;
                                            // 5
                                                   11
   4'b0110: Code_8_4_m2_m1 = 4'b1010;
                                            // 6
                                                   10
   4'b0111: Code_8_4_m2_m1 = 4'b1001;
                                            // 7
                                                   9
                                            // 8
                                                   8
   4'b1000: Code 8 4 m2 m1 = 4'b1000;
   4'b1001: Code 8 4 m2 m1 = 4'b1111;
                                            // 9
                                                   15
   4'b1010: Code 8 4 m2 m1 = 4'b0001;
                                            // 10
                                                   1
   4'b1011: Code_8_4_m2_m1 = 4'b0010;
                                            // 11
                                                   2
   4'b1100: Code 8 4 2 1 = 4'b0011;
                                            // 12
                                                   3
   4'b1101: Code_8_4_2_1
                              = 4'b1100;
                                            // 13
                                                   12
   4'b1110: Code_8_4_2_1
                           = 4'b1101;
                                            // 14
                                                   13
   4'b1111: Code 8 4 2 1
                              = 4'b1110;
                                            // 15
                                                   14
  endcase
endmodule
module t_Prob_4_50;
 wire [3: 0] BCD;
           A, B, C, D;
 reg
 integer
           K;
 Prob_4_50 M0 (BCD, A, B, C, D); // Unit under test (UUT)
 initial #100 $finish;
 initial begin
  for (K = 0; K < 16; K = K + 1) begin \{A, B, C, D\} = K; \#5; end
 end
endmodule
```

**4.51** Assume that that the LEDs are asserted when the output is high.

```
module Seven_Seg_Display_V2001 (
output reg [6: 0] Display,
input
            [3: 0] BCD
);
//
                   abc defg
parameter BLANK
                        = 7'b000_0000;
                        = 7'b111_1110;
parameter ZERO
                                           // h7e
parameter ONE
                        = 7'b011 0000;
                                           // h30
parameter TWO
                        = 7'b110 1101;
                                           // h6d
parameter THREE
                        = 7'b111 1001;
                                           // h79
parameter FOUR
                        = 7'b011_0011;
                                           // h33
                                           // h5b
parameter FIVE
                        = 7'b101 1011;
parameter SIX
                        = 7'b101 1111;
                                           // h5f
                        = 7'b111 0000;
parameter SEVEN
                                           // h70
parameter EIGHT
                        = 7'b111 1111;
                                           // h7f
parameter NINE
                        = 7'b111 1011;
                                           // h7b
always @ (BCD)
  case (BCD)
   0:
         Display = ZERO;
```

```
Display = ONE;
   1:
   2:
         Display = TWO;
   3:
         Display = THREE;
   4:
         Display = FOUR;
   5:
         Display = FIVE;
   6:
         Display = SIX;
   7:
         Display = SEVEN;
   8:
         Display = EIGHT;
   9:
         Display = NINE;
            Display = BLANK;
   default:
 endcase
endmodule
module t Seven Seg Display V2001 ();
 wire [6: 0] Display;
 reg [3: 0] BCD;
                          = 7'b000 0000;
 parameter BLANK
                          = 7'b111 1110;
 parameter ZERO
                                             // h7e
                          = 7'b011_0000;
 parameter ONE
                                             // h30
 parameter TWO
                          = 7'b110 1101;
                                             // h6d
 parameter THREE
                          = 7'b111 1001;
                                             // h79
                          = 7'b011_0011;
                                             // h33
 parameter FOUR
 parameter FIVE
                          = 7'b101_1011;
                                             // h5b
 parameter SIX
                          = 7'b001 1111;
                                             // h1f
 parameter SEVEN
                          = 7'b111 0000;
                                             // h70
 parameter EIGHT
                          = 7'b111_1111;
                                             // h7f
                          = 7'b111 1011;
                                             // h7b
 parameter NINE
 initial #120 $finish;
 initial fork
  #10 BCD = 0;
  #20 BCD = 1;
  #30 BCD = 2;
  #40 BCD = 3:
  #50 BCD = 4;
  #60 BCD = 5;
  #70 BCD = 6;
  #80 BCD = 7:
  #90 BCD = 8;
  #100 BCD = 9;
join
 Seven Seg Display V2001 M0 (Display, BCD);
endmodule
                                             60
                                                                        120
       Name
                        0
                                 2
                                     3
                                          4
                                              5
                                                   6
     BCD[3:0]
                    X
                                                       7
                                                                  9
                            30
                                6d )
                                     79
                                         33
                                             5b
                                                  5f
                                                       70
     Display[6:0]
                                                                  7b
```

Alternative with continuous assignments (dataflow):

```
module Seven_Seg_Display_V2001_CA (
output [6: 0] Display,
input [3: 0] BCD
);
```

```
//
                        abc_defg
 parameter BLANK
                       = 7'b000 0000;
 parameter ZERO
                      = 7'b111 1110;
                                            // h7e
                      = 7'b011 0000;
                                            // h30
 parameter ONE
                      = 7'b110 1101;
                                            // h6d
 parameter TWO
                      = 7'b111 1001;
                                            // h79
 parameter THREE
                      = 7'b011_0011;
                                            // h33
 parameter FOUR
                      = 7'b101 1011;
                                            // h5b
 parameter FIVE
 parameter SIX
                       = 7'b101 1111;
                                            // h5f
 parameter SEVEN
                      = 7'b111_0000;
                                            // h70
 parameter EIGHT
                      = 7'b111 1111;
                                            // h7f
 parameter NINE
                       = 7'b111 1011;
                                            // h7b
 wire
            A, B, C, D, a, b, c, d, e, f, g;
 assign A = BCD[3];
 assign B = BCD[2];
 assign C = BCD[1];
 assign D = BCD[0];
 assign Display = {a,b,c,d,e,f,g};
 assign a = (-A)&C \mid (-A)&B&D \mid (-B)&(-C)&(-D) \mid A & (-B)&(-C);
 assign b = (\sim A)\&(\sim B) | (\sim A)\&(\sim C)\&(\sim D) | (\sim A)\&C\&D | A\&(\sim B)\&(\sim C);
 assign c = (\sim A)\&B \mid (\sim A)\&D \mid (\sim B)\&(\sim C)\&(\sim D) \mid A\&(\sim B)\&(\sim C);
 assign d = (-A)\&C\&(-D) | (-A)\&(-B)\&C | (-B)\&(-C)\&(-D) | A\&(-B)\&(-C) | (-A)\&B\&(-C)\&D;
 assign e = (-A)\&C\&(-D) | (-B)\&(-C)\&(-D);
 assign f = (-A)\&B\&(-C) | (-A)\&(-C)\&(-D) | (-A)\&B\&(-D) | A&(-B)\&(-C);
 assign g = (-A)\&C\&(-D) | (-A)\&(-B)\&C | (-A)\&B\&(-C) | A&(-B)\&(-C);
endmodule
module t Seven Seg Display V2001 CA ();
        [6: 0] Display;
        [3: 0] BCD;
 reg
               BLANK
                              = 7'b000 0000;
 parameter
 parameter ZERO
                      = 7'b111_1110;
                                            // h7e
                       = 7'b011_0000;
 parameter ONE
                                            // h30
 parameter TWO
                      = 7'b110 1101;
                                            // h6d
 parameter THREE
                      = 7'b111 1001;
                                            // h79
 parameter FOUR
                      = 7'b011_0011;
                                            // h33
                      = 7'b101 1011;
                                            // h5b
 parameter FIVE
                       = 7'b001 1111;
 parameter SIX
                                            // h1f
                      = 7'b111 0000;
 parameter SEVEN
                                            // h70
 parameter EIGHT
                      = 7'b111_1111;
                                            // h7f
                       = 7'b111 1011;
 parameter NINE
                                            // h7b
 initial #120 $finish;
 initial fork
  #10 BCD = 0;
  #20 BCD = 1;
  #30 BCD = 2;
  #40 BCD = 3;
  #50 BCD = 4:
  #60 BCD = 5:
  #70 BCD = 6:
  #80 BCD = 7:
  #90 BCD = 8;
  #100 BCD = 9;
 join
```

Seven Seg Display V2001 CA M0 (Display, BCD);

endmodule

**4.52** (a) Incrementer for unsigned 4-bit numbers

```
module Problem_4_52a_Data_Flow (output [3: 0] sum, output carry, input [3: 0] A);
assign {carry, sum} = A + 1;
endmodule

module t_Problem_4_52a_Data_Flow;
wire [3: 0] sum;
wire carry;
reg [3: 0] A;

Problem_4_52a_Data_Flow M0 (sum, carry, A);
initial # 100 $finish;
integer K;
initial begin
for (K = 0; K < 16; K = K + 1) begin A = K; #5; end
end
endmodule</pre>
```

**(b)** Decrementer for unsigned 4-bit numbers

module Problem\_4\_52b\_Data\_Flow (output [3: 0] diff, output borrow, input [3: 0] A);

initial begin for (K = 0. K

for (K = 0; K < 16; K = K + 1) begin A = K; #5; end


end endmodule

> 60 90 Name 3 4 5 X 6 X 7 8 9 1 2 а b c ) d е f A[3:0] 2 3 5 0 6 7 diff[3:0] е borrow


```
module Problem 4 53 BCD Adder (
 output
              Output carry,
 output [3: 0] Sum,
  input [3: 0] Addend, Augend,
  input
              Carry in);
 supply0
              gnd;
              Z Addend;
 wire [3: 0]
 wire
              Carry out;
 wire
              C out;
 assign Z_Addend = {1'b0, Output_carry, Output_carry, 1'b0};
 wire [3: 0] Z_sum;
 and (w1, Z sum[3], Z sum[2]);
 and (w2, Z sum[3], Z sum[1]);
 or (Output carry, Carry out, w1, w2);
 Adder 4 bit M0 (Carry out, Z sum, Addend, Augend, Carry in);
 Adder 4 bit M1 (C out, Sum, Z Addend, Z sum, gnd);
endmodule
module Adder 4 bit (output carry, output [3:0] sum, input [3:0] a, b, input c in);
 assign {carry, sum} = a + b + c in;
endmodule
module t Problem 4 53 Data Flow;
 wire [3: 0]
              Sum;
 wire
              Output carry;
              Addend, Augend;
 reg [3: 0]
 reg
              Carry in;
 Problem 4 53 BCD Adder M0 (Output carry, Sum, Addend, Augend, Carry in);
 initial # 1500 $finish;
 integer i, j, k;
 initial begin
  for (i = 0; i \le 1; i = i + 1) begin Carry in = i; #5;
   for (j = 0; j \le 9; j = j + 1) begin Addend = j; #5;
     for (k = 0; k \le 9; k = k + 1) begin Augend = k; #5;
    end
   end
  end
 end
endmodule
                                                 128
                                                                                         188
     Name | 68
Addend[3:0]
               2 )
                  3 )
                      4
                         5 )
                            6
                                7
                                   8
                                             οX
                                                   2
                                                       3
                                                          4
                                                            X 5 X
                                                                6
                                                                   7
                                                                       8
                                                                                 0
                                                                                       2 )
                                                                                          3)
Augend[3:0]
   Carry_in
            2 \ 3 \ 4 \ 5 \ 6 \ 7 \ 8 \ 9 \ 0 \ 1 \ 2 \ 3 \ 4 \ 5 \ 6 \ 7 \ 8 \ 9 \ 0 \ 1 \ 2 \ 3 \ 4 \ 5 \ 6 \ 7
   Sum[3:0]
Output_carry
```

```
4.54
```

```
module Nines Complementer (
                                      // V2001
 output reg [3: 0] Word_9s_Comp,
            [3: 0] Word BCD
 input
);
 always @ (Word_BCD) begin
  Word_9s_Comp = 4'b0;
  case (Word BCD)
   4'b0000: Word 9s Comp = 4'b1001;
                                          // 0 to 9
   4'b0001: Word 9s Comp = 4'b1000;
                                          // 1 to 8
   4'b0010: Word_9s_Comp = 4'b1111;
                                          // 2 to 7
   4'b0011: Word 9s Comp = 4'b0110;
                                          // 3 to 6
   4'b0100: Word 9s Comp = 4'b1001;
                                          // 4 to 5
   4'b0101: Word 9s Comp = 4'b0100;
                                          // 5 to 4
   4'b0110: Word 9s Comp = 4'b0011;
                                          // 6 to 3
   4'b0111: Word_9s_Comp = 4'b0010;
                                          // 7 to 2
   4'b1000: Word 9s Comp = 4'b0001;
                                          // 8 to 1
   4'b1001: Word 9s Comp = 4'b0000;
                                          // 9 to 0
   default:
             Word 9s Comp = 4'b1111;
                                          // Error detection
  endcase
 end
endmodule
module t Nines Complementer ();
 wire [3: 0] Word 9s Comp;
 reg [3: 0] Word BCD;
 Nines Complementer M0 (Word 9s Comp, Word BCD);
 initial #11$finish;
 initial fork
      Word BCD = 0:
  #10 \text{ Word BCD} = 1;
  #20 Word BCD = 2;
  #30 \text{ Word BCD} = 3;
  #40 Word BCD = 4;
  #50 Word BCD = 5;
  #60 Word BCD = 6;
  #70 Word_BCD = 7;
  #20 Word BCD = 8;
  #90 Word BCD = 9;
  #100 Word BCD = 4'b1100;
 ioin
endmodule
```




#### **4.55** From Problem 4.19:




```
// BCD Adder – Subtractor
module Problem 4 55 BCD Adder Subtractor (
               BCD Sum Diff,
 output [3: 0]
               Carry_Borrow,
 output
 input [3: 0]
               B, A,
               Mode
 input
 wire [3: 0] Word_9s_Comp, mux out;
 Nines_Complementer M0 (Word_9s_Comp, B);
 Quad_2_x_1_mux
                      M2 (mux_out, Word_9s_Comp, B, Mode);
 BCD_Adder
                      M1 (Carry_Borrow, BCD_Sum_Diff, mux_out, A, Mode);
endmodule
module Nines Complementer (
                                     // V2001
 output reg [3: 0] Word_9s_Comp,
 input
            [3: 0] Word BCD
 always @ (Word BCD) begin
  Word 9s Comp = 4'b0;
  case (Word BCD)
   4'b0000: Word 9s Comp = 4'b1001;
                                        // 0 to 9
   4'b0001: Word 9s Comp = 4'b1000;
                                        // 1 to 8
   4'b0010: Word_9s_Comp = 4'b0111;
                                        // 2 to 7
   4'b0011: Word_9s_Comp = 4'b0110;
                                       // 3 to 6
   4'b0100: Word 9s Comp = 4'b1001;
                                       // 4 to 5
   4'b0101: Word 9s Comp = 4'b0100;
                                        // 5 to 4
   4'b0110: Word 9s Comp = 4'b0011;
                                        // 6 to 3
   4'b0111: Word_9s_Comp = 4'b0010;
                                        // 7 to 2
   4'b1000: Word_9s_Comp = 4'b0001;
                                       // 8 to 1
   4'b1001: Word 9s Comp = 4'b0000;
                                        // 9 to 0
   default: Word 9s Comp = 4'b1111;
                                          // Error detection
  endcase
 end
endmodule
```

```
module Quad 2 x 1 mux (output reg [3: 0] mux out, input [3: 0] b, a, input select);
 always @ (a, b, select)
  case (select)
   0: mux out = a;
   1: mux out = b;
  endcase
endmodule
module BCD Adder (
 output
                 Output carry,
 output [3:0] Sum,
          [3: 0] Addend, Augend,
 input
 input
                 Carry in);
 supply0
                 gnd;
 wire
          [3: 0] Z Addend;
 wire
                 Carry out;
 wire
                 C out;
 assign Z Addend = {1'b0, Output carry, Output carry, 1'b0};
 wire [3: 0] Z sum;
 and (w1, Z sum[3], Z sum[2]);
 and (w2, Z_sum[3], Z_sum[1]);
 or (Output_carry, Carry_out, w1, w2);
 Adder_4_bit M0 (Carry_out, Z_sum, Addend, Augend, Carry_in);
 Adder_4_bit M1 (C_out, Sum, Z_Addend, Z_sum, gnd);
endmodule
module Adder_4_bit (output carry, output [3:0] sum, input [3:0] a, b, input c_in);
 assign {carry, sum} = a + b + c in;
endmodule
module t Problem 4 55 BCD Adder Subtractor();
 wire [3: 0] BCD Sum Diff;
 wire
             Carry Borrow;
 reg [3: 0] B, A;
             Mode:
 reg
 Problem 4 55 BCD Adder Subtractor M0 (BCD Sum Diff, Carry Borrow, B, A, Mode);
 initial #1000 $finish;
 integer J, K, M;
 initial begin
  for (M = 0; M < 2; M = M + 1) begin
   for (J = 0; J < 10; J = J + 1) begin
    for (K = 0; K < 10; K = K + 1) begin
     A = J; B = K; Mode = M; #5;
    end
   end
  end
 end
endmodule
```



Note: For subtraction, Carry\_Borrow = 1 indicates a positive result; Carry\_Borrow = 0 indicates a negative result.



```
assign match = (A == B); // Assumes reg [3: 0] A, B;
// Priority encoder (See Problem 4.29)
// Caution: do not confuse logic value x with identifier x.
// Verilog 1995
module Prob_4_57 (x, y, v, D3, D2, D1, D0);
output x, y, v;
input
        D3, D2, D1, D0;
reg
        x, y, v;
// Verilog 2001, 2005
module Prob_4_57 (output reg x, y, v, input D3, D2, D1, D0);
always @ (D3, D2, D1, D0) begin // always @ (D3 or D2 or D1 or D0)
  x = 0;
  y = 0;
  v = 0:
  casex ({D3, D2, D1, D0})
   4'b0000: \{x, y, v\} = 3'bxx0;
   4bxxx1: \{x, y, v\} = 3b001;
```

4.56

```
4'bxx10: {x, y, v} = 3'b011;
   4'bx100: {x, y, v} = 3'b101;
   4'b1000: \{x, y, v\} = 3'b110;
  endcase
 end
endmodule
module t_Prob_4_57;
 wire
            x, y, v;
 reg
            D3, D2, D1, D0;
 integer
            K;
 Prob_4_57 M0 (x, y, v, D3, D2, D1, D0);
 initial #100 $finish;
 initial begin
  for (K = 0; K < 16; K = K + 1) begin \{D3, D2, D1, D0\} = K; \#5; end
 end
endmodule
 //module shift right by 3 V2001 (output [31: 0] sig out, input [31: 0] sig in);
  // assign sig out = sig in >>> 3;
 //endmodule
 module shift right by 3 V1995 (output reg [31: 0] sig out, input [31: 0] sig in);
   always @ (sig in)
    sig_out = {sig_in[31], sig_in[31], sig_in[31], sig_in[31: 3]};
 endmodule
 module t_shift_right_by_3 ();
   wire [31: 0] sig_out_V1995;
   wire [31: 0] sig_out_V2001;
   reg [31: 0] sig_in;
   //shift_right_by_3_V2001 M0 (sig_out_V2001, sig_in);
   shift right by 3 V1995 M1 (sig out V1995, sig in);
   integer k;
   initial #1000 $finish;
   initial begin
    sig in = 32'hf000 0000;
    #100 \text{ sig in} = 32\text{h8fff ffff};
    #500 \text{ sig in} = 32\text{'h0fff ffff};
   end
 endmodule
                  609
                                                                                          639
                                          619
                                                                  629
            Name
                                               00001111111111111111111111111111111
        sig_in[31:0]
                                               0000000111111111111111111111111111
  sig out V1995[31:0]
               Name | 34
                                                  44
                                                                              54
                                                                                                          64
                                                         sig_in[31:0]
                                                         sig_out_V1995[31:0]
```


```
4.59
          //module shift left by 3 V2001 (output [31: 0] sig out, input [31: 0] sig in);
          // assign sig out = sig in <<< 3;
          //endmodule
          module shift_left_by_3_V1995 (output reg [31: 0] sig_out, input [31: 0] sig_in);
           always @ (sig in)
             sig_out = {sig_in[28: 0], 3'b0};
          endmodule
          module t shift left by 3 ();
           wire [31: 0] sig_out_V1995;
           //wire [31: 0] sig out V2001;
           reg [31: 0] sig_in;
           //shift_left_by_3_V2001 M0 (sig_out_V2001, sig_in);
           shift_left_by_3_V1995 M1 (sig_out_V1995, sig_in);
           integer k;
           initial #500 $finish;
           initial begin
            #100 sig_in = 32'h0000_000f;
            end
          endmodule
                                                                                 100
                                                                                                          150
                        Name <sup>0</sup>
                                                                                            0000000f
                     sig in[31:0]
                                                   XXXXXXXX
              sig out V1995[31:0]
                                                   XXXXXXXX
                                                                                            00000078
4.60
          module BCD_to_Decimal (output reg [3: 0] Decimal_out, input [3: 0] BCD_in);
            always @ (BCD in) begin
             Decimal out = 0;
             case (BCD in)
              4'b0000: Decimal out = 0;
              4'b0001: Decimal out = 1;
              4'b0010: Decimal out = 2;
              4'b0011: Decimal out = 3;
              4'b0100: Decimal out = 4;
              4'b0101: Decimal out = 5;
              4'b0110: Decimal_out = 6;
              4'b0111: Decimal_out = 7;
              4'b1000: Decimal out = 8:
              4'b1001: Decimal_out = 9;
              default:
                        Decimal out = 4'bxxxx;
             endcase
           end
          endmodule
4.61
          module Even_Parity_Checker_4 (output P, C, input x, y, z);
           xor (w1, x, y);
           xor (P, w1, z);
           xor (C, w1, w2);
```

```
xor (w2, z, P); endmodule
```

See Problem 4.62 for testbench and waveforms.


4.62

```
module Even_Parity_Checker_4 (output P, C, input x, y, z);
assign w1 = x ^ y;
assign P = w1 ^ z;
assign C = w1 ^ w2;
assign w2 = z ^ P;
endmodule
```




#### **CHAPTER 5**


5.1 (a)




**(b)** 




(c)







**5.3** 
$$Q'(t+1) = (JQ' + K'Q)' = (J' + Q)(K + Q') = J'Q' + KQ$$



5.4

(a)	P	N	Q(t+1)
	0	0	0
	0	1	Q(t)
	1	0	Q'(t)
	1	1	1

(b)	P	N	Q(t)	Q(t+1)
	0	0	0	0
	0	0	1	0
	0	1	0	0
	0	1	1	1
	1	0	0	1
	1	0	1	0
	1	1	0	1
	1	1	1	1

	\NQ			N	
	$P^{\sim}$	00	01	11	10
	0	$m_0$	$m_1$	<i>m</i> <sub>3</sub>	<i>m</i> <sub>2</sub>
P	1	m <sub>4</sub>	<i>m</i> <sub>5</sub>	<i>m</i> <sub>7</sub> 1	m <sub>6</sub>
			<u> </u>	2	j

$$Q(t+1) = PQ' + NQ$$

(c)	Q(t)	Q(t+1)	P	N	
	0	0	0	х	
	0	1	1	x 0	
	1	0	х	0	
	1	1	x	1	

(d) Connect P and N together.

5.5

The truth table describes a combinational circuit.


The state table describes a sequential circuit.


The characteristic table describes the operation of a flip-flop.

The excitation table gives the values of flip-flop inputs for a given state transition.

The four equations correspond to the algebraic expression of the four tables.







Present state	Inputs	Next state	S = 0
Q	x $y$	Q	S
<i>Q</i> 0 0 0 0 0	0 0	<i>Q</i> 0 0 0	0
0	0 1	0	
0	1 0	0	1
	1 1	1	0
1 1	$\begin{array}{cc} 0 & 0 \\ 0 & 1 \end{array}$	0	0 1 0 0
1	0 1	1	0
1	1 0	1	0
1	1 1	1	1


$$S = x \oplus y \oplus Q$$
$$Q(t+1) = xy + xQ + yQ$$

**5.8** A counter with a repeated sequence of 00, 01, 10.


→ Present	B state	A Next	B state	$FF \\ Inputs \\ T_A \ T_B$
0 0 1	0 1 0	0 1 0	0 0 0	$ \begin{array}{c cccc} \hline 0 & 1 \\ \hline 1 & 1 \\ 1 & 0 \end{array} $
1	1	0	0	1 1
	$T_A$ $T_B$			+ B + B

Repeated sequence:

$$\rightarrow 00 \rightarrow 01 \rightarrow 10 \rightarrow 10$$



$$A(t+1) = J_A A' + K'A = xA' + BA$$
  
 $B(t+1) = J_B B' + K'_B B = xB' + A'B$ 




(c)

**5.10** (a) 
$$J_A = Bx + B'y'$$
  $J_B = A'x$   $K_A = B'xy'$   $K_B = A + xy'$   $z = Axy + Bx'y'$ 

(b)											
-	→ Present	B state	x	sındur y	A Next	B state	□ Output		ıtpu	$J_A$	$J_B$
	0	0	0	0	1	0	0	1	0	0	0
	0 0	0 0	1 1 0	0 1 0	0	1 1 1	0 0	1 0 0	1 0 0	1 1 0	$\frac{1}{0}$
	$\begin{array}{c} 0 \\ 0 \\ 0 \end{array}$	1 1 1	0 1 1	1 0 1	0 1 1	1 0 1	0 0 0	0 1 1	0 0 0	0 1 1	0 0 0
	1 1 1	0 0 0	0 0 1	0 1 0	1 1 0	0 0 0	0 0 0	1 0 1	0 0 1	0 0 0	1 1 1
	1 1 1	0 1 1	1 0 0	1 0 1	1 1 1	0 0 0	1 0	0 0	0 0 0	0 0 0	1 1 1
	1 1	1 1	1 1	0	1 1	0	0	1 1	0	0	1 1

	\ xy			x		
AE	3 /	00	01	11	10	
	00	1	$m_{_{1}}$	$m_3$	1	
	01	$m_4$	<i>m</i> <sub>5</sub>	m <sub>7</sub>	m <sub>6</sub>	ח
1	11	m <sub>12</sub>	1	m <sub>15</sub>	1 1	В
A	10	m <sub>8</sub>	1	1	<i>m</i> <sub>10</sub>	
	_			y	I	

$$A(t+1) = Ax' + Bx + Ay + A'B'y'$$



$$B(t+1) = A'B'x + A'B'(x'+y)$$


5.12	Present	Next state	Output
	state	0 1	0 1
	а	f $b$	0 0
	b	d a	0 0
	d	g a	1 0
	f	f $b$	1 1
	g	g d	0 1

5.13	(a) State: Input: Output:	afbcedghggha 0 1 1 1 0 0 1 0 0 1 1 0 1 0 0 0 1 1 1 0 1 0
	(b) State:	afbabdgdggda
	Input:	0 1 1 1 0 0 1 0 0 1 1
	Output:	0 1 0 0 0 1 1 1 0 1 0


	Pr	resent		Next			
	state		state		Output		
	A	В	C	x=0	x=1	x=1	x=0
a	0	0	0	000	001	0	0
b	0	0	1	011	010	0	0
c	0	1	1	000	010	0	0
d	0	1	0	110	010	0	1
e	1	1	0	000	010	0	1

$$5.15 D_Q = Q'J + QK'$$

 esent ate	Inp	outs	Next state	
Q	J	K	Q	
0	0	0	0	No change
0	0	1	0	Reset to 0
0	1	0	1	Set to 1
0	1	1	1	Complement
1	0	0	1	No change
1	0	1	0	Reset to 0
1	1	0	1	Set to 1
1	1	1	0	Complement




$$Q(t+1) = D_Q + Q'J + QK'$$



**5.16** (a) 
$$D_A = Ax' + Bx$$
  $D_B = A'x + Bx'$ 


Present state A B	Input x	Next state A B	
0 0	0	0 0	
0 0	1	0 1	
0 1	0	0 1	
0 1	1	1 1	
1 0	0	1 0	
1 0	1	0 0	
1 1	0	1 1	
1 1	1	1 0	




$$(\mathbf{b}) \qquad D_A = A'x + Ax'$$

$$D_B = AB + Bx'$$

Present state A B	Input x	Next state A B
0 0	0	0 0
0 0	1	1 1
0 1	0	0 1
0 1	1	1 0
1 0	0	1 0
1 0	1	0 0
1 1	0	1 1
1 1	1	0 1




5.17 The output is 0 for all 0 inputs until the first 1 occurs, at which time the output is 1. Thereafter, the output is the complement of the input. The state diagram has two states. In state 0: output = input; in state 1: output = input'.




#### **5.18** Binary up-down counter with enable E.

Present	Input	Next	Flin-flo	p inputs
state	1	state		_
A B	$\boldsymbol{\mathcal{X}}$	A B	$J_A$ $K_A$	$J_{B} K_{B}$
0 0	0 1	0 0	0 x	0 x
0 0	0 1	0 0	0 x	0 x
0 0	10	1 1	1 x	1 x
0 0	1 1	0 1	0 x	1 x
0 1	0 0	0 1	0 x	x 0
0 1	0 1	0 1	0 x	x 0
0 1	10	0 1	0 x	x 1
0 1	1 1	10	1 x	x 1
10	0 0	10	x 0	1 0
10	0 1	10	x 0	1 0
10	10	0 1	x 1	x 1
10	1 1	1 1	x 0	x 1
1 1	0 0	11	x 0	x 0
1 1	0 1	1 1	x 0	x 0
1 1	10	1 1	1 0	x 1
1 1	1 1	1 1	x 1	x 1




**5.19** (a) Unused states (see Fig. P5.19): 101, 110, 111.

Present state ABC	Input x	Next state ABC	Output y
000	0	011	0
000	1	100	1
001	0	001	0
001	1	100	1
010	0	010	0
010	1	000	1
011	0	001	0
011	1	010	1
100	0	010	0
100	1	011	1
d(A, B,	$C(x) = \sum_{x} C(x)$	10. 11. 1	2, 13, 14, 15



The machine is self-correcting, i.e., the unused states transition to known states.





**(b)** With JK flip=flops, the state table is the same as in (a).

Flip-flop inputs					
$J_{_{A}}$	$K_A$	$J_{\scriptscriptstyle B}$	$K_B$	$J_{C}$	$K_{C}$
0	X	1	X	1	X
1	X	0	X	0	X
0	X	0	X	X	0
1	X	0	X	X	1
0	X	X	0	0	X
0	X	X	1	0	X
0	X	X	1	X	0
0	X	X	0	X	1
X	1	1	X	0	X
X	1	1	X	1	X


$$\begin{split} &J_A = B ! x & K_A = 1 \\ &J_B = A + C ! x ! & K_B = C ! \ x + C x ! \\ &J_C = A x + A ! B ! x ! & K_C = x \\ &y = A ! x & \\ &The \ machine \ is \ self-correcting \\ ∵ \ K_A = 1. \end{split}$$

**5.20** From state table 5.4:  $T_A(A, B, x) = \Sigma(2, 3, 6), T_B(A, B, x) = \Sigma(0, 3, 4, 6).$ 






5.21 The statements associated with an **initial** keyword execute once, in sequence, with the activity expiring after the last statement competes execution; the statements associated with the **always** keyword execute repeatedly, subject to timing control (e.g, #10).



**5.23** (a) 
$$RegA = 125$$
,  $RegB = 125$   
(b)  $RegA = 125$ ,  $RegB = 30$ 


```
5.24 (a)
```

```
module DFF (output reg Q, input D, clk, preset, clear);
 always @ (posedge clk, negedge preset, negedge clear )
  if (preset == 0) Q <= 1'b1;
  else if (clear == 0) Q <= 1'b0;
  else Q <= D;
endmodule
module t_DFF ();
 wire Q;
 reg clk, preset, clear;
 reg D;
 DFF M0 (Q, D, clk, preset, clear);
 initial #160 $finish;
 initial begin clk = 0; forever #5 clk = ~clk; end
 initial fork
  #10 preset = 0;
  #20 preset = 1;
  #50 clear = 0;
  #80 clear = 1;
  #10 D = 1;
  #100 D = 0;
  #200 D = 1;
 join
endmodule
```




(b) module DFF (output reg Q, input D, clk, preset, clear);

```
always @ (posedge clk)
if (preset == 0) Q <= 1'b1;
else if (clear == 0) Q <= 1'b0;
else Q <= D;
endmodule
```



5.25


```
module Dual Input DFF (output reg Q, input D1, D2, select, clk, reset b);
 always @ (posedge clk, negedge reset b)
  if (reset_b == 0) Q <= 0;
  else Q <= select ? D2 : D1;
endmodule
module t Dual Input DFF ();
 wire Q;
 reg D1, D2, select, clk, reset b;
 Dual Input DFF M0 (Q, D1, D2, select, clk, reset b);
 initial #350$finish;
 initial begin clk = 0; forever #5 clk = ~clk; end
 initial fork
  select = 0;
  #30 select = 1:
  #60 select = 0;
 join
 initial fork
  #2 reset b = 1;
  #3 \text{ reset } b = 0;
  #4 reset b = 1;
    D1 = 0;
    D2 = 1;
 join
endmodule
```



#### 5.26 (a)

```
\begin{split} &Q(t+1) = JQ' + K'Q \\ &\text{When } Q = 0, \ Q(t+1) = J \\ &\text{When } Q = 1, \ Q(t+1) = K' \\ &\text{module JK\_Behavior\_a (output reg Q, input J, K, CLK, reset\_b);} \\ &\text{always @ (posedge CLK, negedge reset\_b)} \\ &\text{if (reset\_b == 0) Q <= 0; else} \\ &\text{if (Q == 0)} \quad Q <= J; \\ &\text{else} \quad Q <= \text{~K;} \\ &\text{endmodule} \end{split}
```

```
module JK Behavior b (output reg Q, input J, K, CLK, reset b);
 always @ (posedge CLK, negedge reset_b)
  if (reset b == 0) Q <= 0;
  else
  case ({J, K})
   2'b00: Q <= Q;
   2'b01: Q <= 0;
   2'b10: Q <= 1;
   2'b11: Q <= ~Q:
  endcase
endmodule
module t_Prob 5 26 ();
 wire Q a, Q b;
 reg J, K, clk, reset b;
 JK Behavior a M0 (Q a, J, K, clk, reset b);
 JK Behavior b M1 (Q b, J, K, clk, reset b);
 initial #100 $finish;
 initial begin clk = 0; forever #5 clk = ~clk; end
 initial fork
  #2 reset b = 1:
  #3 \text{ reset } b = 0;
                        // Initialize to s0
  #4 reset b = 1:
  J = 0; K = 0;
  #20 begin J=1; K=0; end
  #30 begin J = 1; K = 1; end
  #40 begin J = 0; K = 1; end
  #50 begin J = 1; K = 1; end
 ioin
endmodule
```



5.27

**(b)** 

```
// Mealy FSM zero detector (See Fig. 5.16)
module Mealy_Zero_Detector (
  output reg y_out,
  input x_in, clock, reset
);
  reg [1: 0] state, next_state;
  parameter  S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;

always @ (posedge clock, negedge reset) // state transition
  if (reset == 0) state <= S0;
  else state <= next_state;</pre>
```

always @ (state, x in) // Form the next state

case (state)

state[1:0]


 $t_x_{in}$ 

 $t_y_out$ 


```
S0:begin y out = 0; if (x \text{ in}) next state = S1; else next state = S0; end
           begin y out = \simx in; if (x in) next state = S3; else next state = S0; end
    S2:begin v out = \simx in; if (\simx in) next state = S0; else next state = S2; end
           begin y out = \simx in; if (x in) next state = S2; else next state = S0; end
    S3:
  endcase
endmodule
module t_Mealy_Zero_Detector;
 wire t y out;
 reg t x in, t clock, t reset;
Mealy Zero Detector M0 (t y out, t x in, t clock, t reset);
initial #200 $finish;
initial begin t clock = 0; forever #5 t clock = ~t clock; end
initial fork
    t reset = 0;
 #2 t_reset = 1;
 #87 t reset = 0;
 #89 t reset = 1;
 #10 t x in = 1;
 #30 t x in = 0;
 #40 t x in = 1;
 #50 t_x_in = 0;
 #52 t_x_in = 1;
 #54 t_x_in = 0;
 #70 t_x_in = 1;
 #80 t x in = 1;
 #70 t x in = 0;
 #90 t x in = 1;
 #100 t_x_i = 0;
 #120 t x in = 1;
 #160 t x in = 0;
 #170 t x in = 1;
 join
endmodule
Note: Simulation results match Fig. 5.22.
                                                     86
                                                                           126
                                                                                                 166
Name
t_clock
t reset
```

χχο

```
(a)
module Prob 5 28a (output A, input x, y, clk, reset b);
 parameter s0 = 0, s1 = 1;
 reg state, next_state;
 assign A = state;
 always @ (posedge clk, negedge reset_b)
  if (reset b == 0) state <= s0; else state <= next state;
 always @ (state, x, y) begin
  next state = s0;
  case (state)
           case ({x, y})
   s0:
            2'b00, 2'b11: next state = s0;
            2'b01, 2'b10: next state = s1;
           endcase
   s1:
           case ({x, y})
            2'b00, 2'b11: next state = s1;
            2'b01, 2'b10: next state = s0;
           endcase
   endcase
  end
endmodule
module t_Prob_5_28a ();
 wire A;
 reg x, y, clk, reset_b;
 Prob_5_28a M0 (A, x, y, clk, reset_b);
  initial #350 $finish;
  initial begin clk = 0; forever #5 clk = ~clk; end
  initial fork
   #2 reset b = 1;
   #3 reset b = 0;
                      // Initialize to s0
   #4 reset b = 1;
  x = 0; y = 0;
  #20 begin x= 1; y = 1; end
  #30 begin x = 0; y = 0; end
  #40 begin x = 1; y = 0; end
  #50 begin x = 0; y = 0; end
  #60 begin x = 1; y = 1; end
  #70 begin x = 1; y = 0; end
  #80 begin x = 0; y = 1; end
endmodule
```



```
(b)
 module Prob_5_28b (output A, input x, y, Clock, reset_b);
 xor(w1, x, y);
 xor (w2, w1, A);
 DFF M0 (A, w2, Clock, reset_b);
endmodule
module DFF (output reg Q, input D, Clock, reset b);
 always @ (posedge Clock, negedge reset b)
   if (reset b == 0) Q \leq= 0;
   else Q <= D:
endmodule
module t_Prob_5_28b ();
 wire A:
 reg x, y, clk, reset b;
  Prob_5_28b M0 (A, x, y, clk, reset_b);
  initial #350 $finish;
  initial begin clk = 0; forever #5 clk = ~clk; end
  initial fork
   #2 reset b = 1;
   #3 \text{ reset } b = 0;
                         // Initialize to s0
   #4 reset b = 1;
  x = 0; y = 0;
  #20 begin x= 1; y = 1; end
  #30 begin x = 0; y = 0; end
  #40 begin x = 1; y = 0; end
  #50 begin x = 0; y = 0; end
  #60 begin x = 1; y = 1; end
  #70 begin x = 1; y = 0; end
  #80 begin x = 0; y = 1; end
 ioin
endmodule
```




```
(c)
           See results of (b) and (c).
       module t Prob 5 28c ();
        wire A a, A b;
        reg x, y, clk, reset b;
         Prob 5 28a M0 (A a, x, y, clk, reset b);
         Prob 5 28b M1 (A b, x, y, clk, reset b);
         initial #350 $finish:
         initial begin clk = 0; forever #5 clk = ~clk; end
         initial fork
          #2 \text{ reset } b = 1;
          #3 reset b = 0;
                                 // Initialize to s0
          #4 reset b = 1;
         x = 0; y = 0;
         #20 begin x = 1; y = 1; end
         #30 begin x = 0; y = 0; end
          #40 begin x = 1; y = 0; end
         #50 begin x = 0; y = 0; end
          #60 begin x = 1; y = 1; end
          #70 begin x = 1; y = 0; end
         #80 begin x = 0; y = 1; end
        join
        endmodule
     Name
     clk
     reset b
```

```
module Prob_5_29 (output reg y_out, input x_in, clock, reset_b);
 parameter s0 = 3'b000, s1 = 3'b001, s2 = 3'b010, s3 = 3'b011, s4 = 3'b100;
 reg [2: 0] state, next state;
 always @ (posedge clock, negedge reset b)
  if (reset b == 0) state \leq s0;
  else state <= next_state;</pre>
 always @ (state, x in) begin
  y out = 0;
  next state = s0;
  case (state)
          if (x in) begin next state = s4; y out = 1; end else begin next state = s3; y out = 0; end
   s1:
          if (x in) begin next state = s4; y out = 1; end else begin next state = s1; y out = 0; end
   s2:
          if (x in) begin next state = s0; y out = 1; end else begin next state = s2; y out = 0; end
          if (x_in) begin next_state = s2; y_out = 1; end else begin next_state = s1; y_out = 0; end
   s3:
          if (x_in) begin next_state = s3; y_out = 0; end else begin next_state = s2; y_out = 0; end
   s4:
   default: next_state = 3'bxxx;
  endcase
 end
endmodule
```


```
module t_Prob 5 29 ();
 wire y out;
 reg x_in, clk, reset_b;
 Prob_5_29 M0 (y_out, x_in, clk, reset_b);
 initial #350$finish;
 initial begin clk = 0; forever #5 clk = ~clk; end
 initial fork
  #2 \text{ reset } b = 1;
  #3 \text{ reset } b = 0;
                       // Initialize to s0
  #4 reset b = 1;
                       // Trace the state diagram and monitor y_out
   x in = 0;
                       // Drive from s0 to s3 to S1 and park
   #40 x in = 1;
                       // Drive to s4 to s3 to s2 to s0 to s4 and loop
   #90 x in = 0;
                       // Drive from s0 to s3 to s2 and part
  #110 x_in = 1;
                       // Drive s0 to s4 etc
  join
endmodule
              0
                                          40
                                                                     80
                                                                                                120
Name
 clk
               \mathbb{U}
 reset b
x_in
                    3
                                  1
                                               4
                                                      3
                                                                    0
                                                                          4
                                                                                     2
                                                                                               0
 state[2:0]
y_out
```

5.30

With non-blocking ( <= ) assignment operator:



With blocking ( = ) assignment operator:




Note: The expression substitution implied by the sequential ordering with the blocking assignment operator results. in the elimination of E by a synthesis tool. To retain E, it is necessary to declare E to be an output port of the module.

#### 5.31

```
\label{eq:continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous
```


Note: The statements must be written in an order than produces the effect of concurrent assignments.



```
initial begin
 enable = 0; A = 0; B = 0; C = 0; D = 1; E = 1; F = 1;
 #10 B = 1;
   C = 1;
   D = 0;
#10
      A = 1;
   B = 0;
   D = 1;
   E = 0;
#10
       B = 1;
   E = 1;
   F = 0;
#10
       enable = 1;
   A = 0;
   B = 0;
   F = 0;
#10
       B = 1;
#10
       A = 1;
   B = 0;
#10
       B = 1;
end
initial fork
 enable = 0; A = 0; B = 0; C = 0; D = 1; E = 1; F = 1;
 #40 enable = 1;
 #20 A = 1;
 #40 A = 0;
 #60 A = 1;
 #10 B = 1;
 #20 B = 0;
 #30 B = 1;
 #40 B = 0;
 #50 B = 1;
 #60 B = 0;
 #70 B = 1;
 #10 C = 1;
 #10 D = 0;
 #20 D = 1;
 #20 E = 0;
 #30 E = 1;
 #30 F = 0;
 #40 F = 1;
join
```

Signal transitions that are caused by input signals that change on the active edge of the clock race with the clock itself to reach the affected flip-flops, and the outcome is indeterminate (unpredictable).
 Conversely, changes caused by inputs that are synchronized to the inactive edge of the clock reach stability before the active edge, with predictable outputs of the flip-flops that are affected by the inputs.

```
module JK flop Prob 5 34 (output Q, input J, K, clk);
 wire K bar;
 D_flop M0 (Q, D, clk);
 Mux M1 (D, J, K bar, Q);
 Inverter M2 (K_bar, K);
endmodule
module D flop (output reg Q, input D, clk);
 always @ (posedge clk) Q <= D;
endmodule
module Inverter (output y bar, input y);
 assign y_bar = ~y;
endmodule
module Mux (output y, input a, b, select);
 assign y = select ? a: b;
endmodule
module t_JK_flop_Prob_5_34 ();
 wire Q;
 reg J, K, clock;
 JK_flop_Prob_5_34 M0 (Q, J, K, clock);
 initial #500 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial fork
 #10 \text{ begin J} = 0; K = 0; end
                                // toggle Q unknown
 #20 begin J = 0; K = 1; end
                                // set Q to 0
                                // set q to 1
 #30 \text{ begin J} = 1; K = 0; end
 #40 begin J = 1; K = 1; end
                                // no change
 #60 begin J = 0; K = 0; end
                                // toggle Q
 ioin
endmodule
```



5.35


initial begin

```
enable = 0; A = 0; B = 0; C = 0; D = 1; E = 1; F = 1; #10 begin B = 1; C = 1; D = 0; end #10 begin A = 1; B = 0; D = 1; E = 0; end #10 begin A = 1; B = 0; E = 1; F = 0; end #10 begin enable = 1; A = 0; B = 0; F = 1; end #10 begin B = 1; end #10 begin A = 1; B = 0; end #10 begin A = 1; B = 0; end #10 B = 1; end
```

```
initial fork
 enable = 0;
 #40 enable = 1;
 #20 A = 1;
 #40 A =0;
 #60 A = 1;
 #10 B = 1;
 #20 B = 0;
 #30 B = 1;
 #40 B = 0;
 #50 B = 1;
 #60 B = 0;
 #70 B = 1;
 #10 C = 1;
 #10 D = 0:
 #20 D = 1;
 #20 E = 0;
 #30 E = 1;
 #30 F = 0;
 #40 F = 1;
join
Note: See Problem 5.8 (counter with repeated sequence: (A, B) = 00, 01, 10, 00 ....
// See Fig. P5.8
module Problem 5 36 (output A, B, input Clock, reset b);
 or (T_A, A, B);
 or (T B, A b, B);
 T_flop M0 (A, A_b, T_A, Clock, reset_b);
 T_flop M1 (B, B_b, T_B, Clock, reset_b);
endmodule
module T flop (output reg Q, output QB, input T, Clock, reset b);
 assign QB = ~ Q;
 always @ (posedge Clock, negedge reset b)
  if (reset b == 0) Q \le 0;
  else if (T) Q \le Q;
endmodule
module t_Problem_5_36 ();
 wire A, B;
 reg Clock, reset b;
 Problem 5 36 M0 (A, B, Clock, reset b);
 initial #350$finish;
 initial begin Clock = 0; forever #5 Clock = ~Clock; end
 initial fork
  #2 reset_b = 1;
  #3 reset b = 0;
  #4 reset b = 1;
 ioin
```


5.36

endmodule



```
module Problem 5 37 Fig 5 25 (output reg y, input x in, clock, reset b);
 parameter a = 3'b000, b = 3'b001, c = 3'b010, d = 3'b011, e = 3'b100, f = 3'b101, g = 3'b110;
 reg [2: 0] state, next state;
 always @ (posedge clock, negedge reset b)
  if (reset b == 0) state \leq a;
  else state <= next_state;</pre>
 always @ (state, x_in) begin
  y = 0;
  next state = a;
  case (state)
          begin y = 0; if (x_in == 0) next_state = a; else next_state = b; end
   a:
          begin y = 0; if (x_in == 0) next_state = c; else next_state = d; end
   b:
   c:
          begin y = 0; if (x in == 0) next state = a; else next state = d; end
   d:
          if (x in == 0) begin y = 0; next state = e; end
          else begin y = 1; next state = f; end
   e:
          if (x in == 0) begin y = 0; next state = a; end
          else begin y = 1; next state = f; end
   f:
          if (x in == 0) begin y = 0; next state = g; end
          else begin y = 1; next state = f; end
          if (x_in == 0) begin y = 0; next_state = a; end
   g:
          else begin y = 1; next_state = f; end
   default:
             next state = a;
  endcase
 end
endmodule
module Problem 5 37 Fig 5 26 (output reg y, input x in, clock, reset b);
 parameter a = 3b000, b = 3b001, c = 3b010, d = 3b011, e = 3b100;
 reg [2: 0] state, next state;
 always @ (posedge clock, negedge reset b)
  if (reset_b == 0) state <= a;
  else state <= next state;
```


```
always @ (state, x in) begin
  y = 0;
  next state = a;
  case (state)
          begin y = 0; if (x in == 0) next state = a; else next state = b; end
   b:
          begin y = 0; if (x in == 0) next state = c; else next state = d; end
   c:
          begin y = 0; if (x in == 0) next state = a; else next state = d; end
   d:
          if (x_in == 0) begin y = 0; next_state = e; end
          else begin y = 1; next state = d; end
          if (x_in == 0) begin y = 0; next_state = a; end
   e:
          else begin y = 1; next state = d; end
   default: next state = a;
  endcase
 end
endmodule
module t_Problem_5_37 ();
 wire y_Fig_5_25, y_Fig_5_26;
 reg x in, clock, reset b;
 Problem_5_37_Fig_5_25 M0 (y_Fig_5_25, x_in, clock, reset_b);
 Problem_5_37_Fig_5_26 M1 (y_Fig_5_26, x_in, clock, reset_b);
 wire [2: 0] state_25 = M0.state;
 wire [2: 0] state_26 = M1.state;
 initial #350 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial fork
  x in = 0;
  #2 \text{ reset b} = 1;
  #3 reset b = 0;
  #4 reset_b = 1;
  #20 x_in = 1;
  #40 x_in = 0; // abdea, abdea
  \#60 \times in = 1;
  #100 x_in = 0; // abdf....fga, abd ... dea
  #120 x_in = 1;
  #160 x in = 0;
  #170 x_in = 1;
  #200 x in = 0; // abdf....fgf...fga, abd ...ded...ea
  #220 x_in = 1;
  #240 x in = 0;
  #250 x in = 1; // abdef... // abded...
 ioin
endmodule
```



```
5.38 (a)
```

```
module Prob 5 38a (input x in, clock, reset b);
 parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10, s3 = 2'b11;
 reg [1: 0] state, next state;
 always @ (posedge clock, negedge reset b)
  if (reset b == 0) state \leq s0;
  else state <= next_state;</pre>
 always @ (state, x_in) begin
   next_state = s0;
  case (state)
   s0:
          if (x in == 0) next state = s0;
          else if (x_in == 1) next_state = s3;
   s1:
          if (x_in == 0) next_state = s1;
          else if (x_in == 1) next_state = s2;
   s2:
          if (x in == 0) next state = s2;
          else if (x in == 1) next state = s0;
   s3:
          if (x in == 0) next state = s3;
          else if (x in == 1) next state = s1;
   default:
                  next state = s0;
  endcase
 end
endmodule
```

```
module t_Prob 5 38a ();
 reg x_in, clk, reset_b;
 Prob 5 38a M0 (x in, clk, reset b);
 initial #350$finish;
 initial begin clk = 0; forever #5 clk = ~clk; end
 initial fork
  #2 reset b = 1;
  #3 reset b = 0:
                      // Initialize to s0
  #4 reset b = 1;
  #2 x in = 0;
  #20 x in = 1;
  #60 x in = 0;
  #80 x in = 1;
  #90 x in = 0;
  #110 x in = 1;
  #120 x in = 0;
  #140 x in = 1;
  #150 x in = 0;
  #170 x in = 1;
 join
endmodule
```




```
(b)
       module Prob_5_38b (input x_in, clock, reset b);
        parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10, s3 = 2'b11;
        reg [1: 0] state, next state;
        always @ (posedge clock, negedge reset b)
          if (reset_b == 0) state <= s0;
          else state <= next_state;</pre>
        always @ (state, x_in) begin
          next_state = s0;
          case (state)
           s0:
                  if (x_in == 0) next_state = s0;
                  else if (x in == 1) next state = s3;
           s1:
                  if (x in == 0) next state = s1;
                  else if (x_in == 1) next_state = s2;
           s2:
                  if (x in == 0) next state = s2;
                  else if (x in == 1) next state = s0;
           s3:
                  if (x in == 0) next state = s3;
                  else if (x in == 1) next state = s1;
           default:
                          next_state = s0;
          endcase
```

end

```
endmodule
```

```
module t_Prob_5_38b ();
 reg x_in, clk, reset_b;
 Prob_5_38b M0 ( x_in, clk, reset_b);
 initial #350$finish;
 initial begin clk = 0; forever #5 clk = ~clk; end
 initial fork
  #2 \text{ reset b} = 1;
  #3 reset b = 0:
                      // Initialize to s0
  #4 reset_b = 1;
  #2 x in = 0;
  #20 x_in = 1;
  #60 x in = 0;
  #80 x in = 1;
  #90 x in = 0;
  #110 x_in = 1;
  #120 x in = 0;
  #140 x in = 1:
  #150 x in = 0;
  #170 x in = 1;
 join
endmodule
```




```
5.39
```

```
module Serial_2s_Comp (output reg B_out, input B_in, clk, reset_b);
// See problem 5.17
 parameter S 0 = 1'b0, S 1 = 1'b1;
 reg state, next state;
 always @ (posedge clk, negedge reset b) begin
  if (reset b == 0) state \leq S = 0;
  else state <= next state;
 end
 always @ (state, B_in) begin
  B out = 0;
  case (state)
   S_0: if (B_in == 0) begin next_state = S_0; B_out = 0; end
       else if (B_in == 1) begin next_state = S_1; B_out = 1; end
   S_1: begin next_state = S_1; B_out = ~B_in; end
   default:
             next_state = S_0;
  endcase
 end
endmodule
```

```
module t Serial 2s Comp ();
 wire B_in, B_out;
 reg clk, reset b;
 reg [15: 0] data;
 assign B_in = data[0];
 always @ (negedge clk, negedge reset_b)
  if (reset_b == 0) data <= 16'ha5ac; else data <= data >> 1; // Sample bit stream
 Serial_2s_Comp M0 (B_out, B_in, clk, reset_b);
 initial #150 $finish;
 initial begin clk = 0; forever #5 clk = ~clk; end
 initial fork
  #10 \text{ reset } b = 0;
   #12 reset_b = 1;
 join
endmodule
                                                                          120
Name
clk
reset_b
B_in
state
```

#### 5.40

B out



```
module Prob_5_40 (input E, F, clock, reset_b);
parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10, s3 = 2'b11;
reg [1: 0] state, next_state;

always @ (posedge clock, negedge reset_b)
if (reset_b == 0) state <= s0;
else state <= next_state;</pre>
```

```
always @ (state, E, F) begin
   next state = s0;
  case (state)
   s0:
          if (E == 0) next state = s0;
          else if (F == 1) next state = s1; else next state = s3;
   s1:
          if (E == 0) next state = s1:
          else if (F == 1) next state = s2; else next state = s0;
   s2:
          if (E == 0) next state = s2;
          else if (F == 1) next state = s3; else next state = s1;
   s3:
          if (E == 0) next state = s3;
          else if (F == 1) next state = s0; else next state = s2;
            next state = s0;
   default:
  endcase
 end
endmodule
module t_Prob 5 40 ();
 reg E, F, clk, reset b;
 Prob 5 40 M0 (E, F, clk, reset b);
 initial #350$finish;
 initial begin clk = 0; forever #5 clk = ~clk; end
 initial fork
  #2 \text{ reset b} = 1;
  #3 reset b = 0;
                    // Initialize to s0
  #4 reset b = 1;
  #2 E = 0;
  #20 begin E = 1; F = 1; end
  #60 E = 0;
  #80 E = 1;
  #90 E = 0;
  #110 E = 1;
  #120 E = 0;
  #140 E = 1;
  #150 E = 0;
  #170 E= 1;
  #170 F = 0;
 join
endmodule
                                          100
                                                                       200
 Name
             clk
  reset b
  E
```

X2X1X0X3X2X1


F

state[1:0]

1 ( 2 ( 3 )


```
module Prob 5 41 (output reg y out, input x in, clock, reset b);
 parameter s0 = 3'b000, s1 = 3'b001, s2 = 3'b010, s3 = 3'b011, s4 = 3'b100;
 reg [2: 0] state, next state;
 always @ (posedge clock, negedge reset b)
  if (reset b == 0) state \leq s0;
  else state <= next state;
 always @ (state, x in) begin
  v out = 0;
  next state = s0;
  case (state)
    s0:
           if (x in) begin next state = s4; y out = 1; end else begin next state = s3; y out = 0; end
    s1:
           if (x in) begin next state = s4; y out = 1; end else begin next state = s1; y out = 0; end
           if (x_in) begin next_state = s0; y_out = 1; end else begin next_state = s2; y_out = 0; end
    s2:
           if (x_in) begin next_state = s2; y_out = 1; end else begin next_state = s1; y_out = 0; end
    s3:
           if (x in) begin next state = s3; y out = 0; end else begin next state = s2; y out = 0; end
    s4:
              next state = 3'bxxx:
    default:
  endcase
 end
endmodule
module t_Prob 5 41 ();
 wire y out;
 reg x_in, clk, reset_b;
 Prob 5 41 M0 (y out, x in, clk, reset b);
 initial #350$finish;
 initial begin clk = 0; forever #5 clk = ~clk; end
 initial fork
  #2 reset b = 1:
  #3 reset b = 0;
                      // Initialize to s0
  #4 reset b = 1;
           // Trace the state diagram and monitor y out
   x in = 0:
                  // Drive from s0 to s3 to S1 and park
  #40 x in = 1;
                      // Drive to s4 to s3 to s2 to s0 to s4 and loop
  #90 x in = 0;
                      // Drive from s0 to s3 to s2 and part
                     // Drive s0 to s4 etc
  #110 x in = 1;
  join
endmodule
                                        40
                                                                 80
                                                                                           120
Name
 clk
reset b
x in
                                                                       4
                                                                                 2
state[2:0]
y out
```

```
module Prob 5 42 (output A, B, B bar, y, input x, clk, reset b);
// See Fig. 5.29
 wire w1, w2, w3, D1, D2;
 and (w1, A, x);
 and (w2, B, x);
 or (D_A, w1, w2);
 and (w3, B_bar, x);
 and (y, A, B);
 or (D B, w1, w3);
 DFF M0 A (A, D A, clk, reset b);
 DFF M0 B (B, D B, clk, reset b);
 not (B bar, B);
endmodule
module DFF (output reg Q, input data, clk, reset b);
 always @ (posedge clk, negedge reset b)
 if (reset b == 0) Q <= 0; else Q <= data;
endmodule
module t_Prob_5_42 ();
 wire A, B, B bar, y;
 reg bit_in, clk, reset_b;
 wire [1:0] state:
 assign state = {A, B};
 wire detect = y;
 Prob 5 42 M0 (A, B, B bar, y, bit in, clk, reset b);
 // Patterns from Problem 5.45.
 initial #350$finish;
 initial begin clk = 0; forever #5 clk = ~clk; end
 initial fork
  #2 reset b = 1;
  #3 reset b = 0;
  \#4reset b = 1;
                     // Trace the state diagram and monitor detect (assert in S3)
                     // Park in S0
       bit in = 0;
                     // Drive to S0
  #20 bit in = 1;
  #30 \text{ bit in} = 0;
                     // Drive to S1 and back to S0 (2 clocks)
  #50 bit in = 1:
  #70 bit in = 0;
                     // Drive to S2 and back to S0 (3 clocks)
  #80 bit in = 1;
  #130 bit in = 0;// Drive to S3, park, then and back to S0
endmodule
```



```
5.43
```


```
module Binary_Counter_3_bit (output [2: 0] count, input clk, reset_b)
 always @ (posedge clk) if (reset_b == 0) count <= 0; else count <= next_count;
 always @ (count) begin
  case (state)
   3'b000:
              count = 3'b001;
   3'b001:
              count = 3'b010;
   3'b010:
              count = 3'b011;
   3'b011:
              count = 3'b100;
   3'b100:
              count = 3'b001;
   3'b101:
              count = 3'b010;
   3'b110:
              count = 3'b011;
   3'b111:
              count = 3'b100;
   default:
              count = 3'b000;
  endcase
 end
endmodule
module t Binary Counter 3 bit ()
 wire [2: 0] count;
 reg clk, reset b;
 Binary_Counter_3_bit M0 ( count, clk, reset_b)
 initial #150 $finish;
 initial begin clk = 0; forever #5 clk = ~clk; end
 initial fork
  reset = 1:
  #10 \text{ reset} = 0;
  #12 reset = 1:
endmodule
```



Alternative: structural model.

```
module Prob 5 41 (output A2, A1, A0, input T, clk, reset bar);
 wire toggle A2;
 T flop M0 (A0, T, clk, reset bar);
 T_flop M1 (A1, A0, clk, reset_bar);
 T flop M2 (A2, toggle A2, clk, reset bar);
 and (toggle A2, A0, A1);
endmodule
module T flop (output reg Q, input T, clk, reset bar);
 always @ (posedge clk, negedge reset bar)
  if (!reset bar) Q \le 0; else if (T) Q \le Q; else Q \le Q;
endmodule
module t_Prob_5_41;
 wire A2, A1, A0;
 wire [2: 0] count = \{A2, A1, A0\};
 reg T, clk, reset_bar;
 Prob_5_41 M0 (A2, A1, A0, T, clk, reset_bar);
 initial #200 $finish;
 initial begin clk = 0; forever #5 clk = ~clk; end
 initial fork reset bar = 0; #2 reset bar = 1; #40 reset bar = 0; #42 reset bar = 1; join
 initial fork T = 0; #20 T = 1; #70 T = 0; #110 T = 1; join
endmodule
```

If the input to A0 is changed to 0 the counter counts incorrectly. It resumes a correct counting sequence when T is changed back to 1.




```
5.44
```

```
module DFF_synch_reset (output reg Q, input data, clk, reset);
 always @ (posedge clk)
 if (reset) Q <= 0; else Q <= data;
endmodule
module t_DFF_synch_reset ();
 reg data, clk, reset;
 wire Q:
 DFF synch reset M0 (Q, data, clk, reset);
 initial #150 $finish;
 initial begin clk = 0; forever #5 clk = ~clk; end
 initial fork
  reset = 1;
  #20 \text{ reset} = 1;
  #40 \text{ reset} = 0;
  #10 data = 1;
  #50 data = 0;
  #60 data = 1;
  #100 data = 0;
 join
endmodule
                                      50
                                                                       100
                                                                                                        150
Name
resei
clk
data
Q
```


```
module Seq_Detector_Prob_5_45 (output detect, input bit_in, clk, reset_b);
parameter S0 = 0, S1 = 1, S2 = 2, S3 = 3;
reg [1: 0] state, next state;
assign detect = (state == S3);
always @ (posedge clk, negedge reset_b)
if (reset b == 0) state <= S0; else state <= next state;
 always @ (state, bit in) begin
  next state = S0;
  case (state)
   0:
          if (bit in) next state = S1; else state = S0;
   1:
          if (bit in) next state = S2; else next state = S0;
   2:
          if (bit in) next state = S3; else state = S0;
          if (bit in) next state = S3; else next state = S0;
              next state = S0;
   default:
  endcase
 end
endmodule
```

```
module t_Seq_Detector_Prob_5_45 ();
 wire detect;
 reg bit_in, clk, reset_b;
 Seq_Detector_Prob_5_45 M0 (detect, bit_in, clk, reset_b);
 initial #350$finish;
 initial begin clk = 0; forever #5 clk = ~clk; end
 initial fork
  #2 \text{ reset } b = 1;
  #3 reset_b = 0;
  #4reset_b = 1;
                      // Trace the state diagram and monitor detect (assert in S3)
                      // Park in S0
       bit in = 0;
  #20 bit in = 1;
                      // Drive to S0
  #30 bit in = 0;
                      // Drive to S1 and back to S0 (2 clocks)
  #50 bit_in = 1;
  #70 bit in = 0;
                      // Drive to S2 and back to S0 (3 clocks)
  #80 \text{ bit in} = 1;
  #130 bit in = 0;// Drive to S3, park, then and back to S0
endmodule
```




#### **CHAPTER 6**

6.1 The structure shown below gates the clock through a nand gate. In practice, the circuit can exhibit two problems if the load signal is asynchronous: (1) the gated clock arrives in the setup interval of the clock of the flip-flop, causing metastability, and (2) the load signal truncates the width of the clock pulse. Additionally, the propagation delay through the nand gate might compromise the synchronicity of the overall circuit.



6.2 Modify Fig. 6.2, with each stage replicating the first stage shown below:



Note: In this design, *load* has priority over *clear*.


6.3 Serial data is transferred one bit at a time. Parallel data is transferred n bits at a time (n > 1).

A shift register can convert serial data into parallel data by first shifting one bit a time into the register and then taking the parallel data from the register outputs.


A shift register with parallel load can convert parallel data to a serial format by first loading the data in parallel and then shifting the bits one at a time.

- **6.4**  $101101 \Rightarrow 1101$ ; 0110; 1011; 1101; 0110; 1011
- **6.5** (a) See Fig. 11.19: IC 74194
  - (b) See Fig. 11.20. Connect two 74194 ICs to form an 8-bit register.

**6.6** First stage of register:



**6.7** First stage of register:



- **6.8** A = 0010, 0001, 1000, 1100. Carry = 1, 1, 1, 0
- **6.9 (a)** In Fig. 6.5, complement the serial output of shift register B (with an inverter), and set the initial value of the carry to 1.


**(b)** 

Present		Next		FF	xy				
state	Inputs	state (	Output	inputs	$Q \setminus$	00	01	11	10
Q	ху	Q	Ď	$J_Q K_Q$	0	$m_0$	m <sub>1</sub> 1	$m_3$	$m_2$
0	0 0	0	0	0 x		$m_4$	$m_5$	$m_7$	$m_6$
0	0 0	1	1	1 x	Q = 1	X	X	x	X
0	0 1	0	1	0 x					
0	0 1	0	0	0 x					J
1	1 0	1	1	x 0		7		v	
1	1 0	1	0	x 0		$J_{\mathcal{Q}}$	y = x'y		
1	1 1	0	0	x 1	$\setminus xy$			<u>x</u>	
1	1 1	1	1	x 0	Q	00	01	11	10
					0	$m_0$	<i>m</i> <sub>1</sub>	<i>m</i> <sub>3</sub>	<i>m</i> <sub>2</sub>
					U	X	X	X	X
					Q  1	$m_4$	<i>m</i> <sub>5</sub>	$m_7$	m <sub>6</sub>
					L			ļ	
					L			x	
					L	$K_{\underline{c}}$	$ \begin{array}{c}                                     $		


**6.10** See solution to Problem 5.7.

Note that y = x if Q = 0, and y = x' if Q = 1. Q is set on the first 1 from x.

Note that  $x \oplus 0 = x$ , and  $x \oplus 1 = x'$ .



- **6.11** (a) A count down counter.
  - (b) A count up counter.
- **6.12** Similar to diagram of Fig. 6.8.
  - (a) With the bubbles in C removed (positive-edge).
  - **(b)** With complemented flip-flops connected to *C*.



- **6.14** (a) 4; (b) 9; (c) 10
- 6.15 The worst case is when all 10 flip-flops are complemented. The maximum delay is  $10 \times 3 \text{ns} = 30 \text{ ns}$ .

  The maximum frequency is  $10^9/30 = 33.3 \text{ MHz}$


Next state: 0100 0100 0000

$$1010 \rightarrow 1011 \rightarrow 0100$$
  
 $1100 \rightarrow 1101 \rightarrow 0100$ 

 $1110 \to 1111 \to 0000$ 

- With E denoting the count enable in Fig. 6.12 and D-flip-flops replacing the J-K flip-flops, the toggling action of the bits of the counter is determined by:  $T_0 = E$ ,  $T_1 = A_0E$ ,  $T_2 = A_0A_1E$ ,  $T_3 = A_0A_1A_2E$ . Since  $D_A = A \oplus T_A$  the inputs of the flip-flops of the counter are determined by:  $D_{A0} = A_0 \oplus E$ ;  $D_{A1} = A_1 \oplus (A_0E)$ ;  $D_{A2} = A_2 \oplus (A_0A_1E)$ ;  $D_{A3} = A_3 \oplus (A_0A_1A_2E)$ .
- 6.18 When up = down = 1 the circuit counts up.

		ир	down	X	У	Operation
up	r	0	0	0	0	No change
Combinational Circuit	λ	0	1	0	0	Count down
down —	1/	1	0	1	0	Count up
40771	y	1	1	0	0	No change



$$x = up (down)'$$
  
 $y = (up)'down$ 

**6.19 (b)** From the state table in Table 6.5:

$$D_{Q1}=Q'_1$$

$$D_{Q2} = \sum (1, 2, 5, 6)$$

$$D_{Q4} = \sum (3, 4, 5, 6)$$

$$D_{Q8} = \sum (7, 8)$$

Don't care:  $d = \sum (10, 11, 12, 13, 14, 15)$ 

Simplifying with maps:

$$D_{Q2} = Q_2 Q'_1 + Q'_8 Q'_2 Q_1$$

$$D_{Q4} = Q_4 Q'_1 + Q_4 Q'_2 + Q'_4 Q_2 Q_1$$

$$D_{Q8} = Q_8 Q'_1 + Q_4 Q_2 Q_1$$

(a)

Present state	Next state	Flip-flop inputs			
$A_{8}A_{4}A_{2}A_{1}$	$A_8  A_4  A_2  A_1$	$J_{A8} K_{A8}$	$J_{A4} K_{A4}$	$J_{A2} K_{A2}$	$J_{A1} K_{A1}$
0000	0001	0 x	0 x	0 x	1 x
0 0 0 1	0010	0 x	0 x	1 x	x 1
0010	0011	0 x	0 x	x 0	1 x
0011	0100	0 x	1 x	x 1	x 1
0100	0101	0 x	x 0	0 x	1 x
0 1 0 1	0110	0 x	x 0	1 x	x 1
0110	0 1 1 1	0 x	x 0	x 0	1 x
0111	1000	1 x	x 1	x 1	x 1
1000	1001	x 0	0 x	0 x	1 x
1001	0000	x 1	0 x	0 x	x 1


$$\begin{split} J_{A1} &= I \\ K_{A1} &= I \\ J_{A2} &= A_1 A'_8 \\ K_{A2} &= A_1 \\ J_{A4} &= A_1 A_2 \\ K_{A4} &= A_1 A_2 \\ J_{A8} &= A_1 A_2 A_4 \\ K_{A8} &= A_1 A_2 A_4 \end{split}$$

$$d(A_8, A_4, A_2, A_1) = \Sigma (10, 11, 12, 13, 14, 15)$$


6.20 (a)

Block diagram of 4-bit circuit:

16-bit counter needs 4 circuits with output carry connected to the count input of the next stage.



**(b)** 




$$J_{A0} = LI_0 + L'C$$
  $KA_0 = LI'_0 + L'C$ 

$$J = [L(LI)']'(L + C) = (L' + LI)(L + C)$$


$$LI + L'C + LIC = LI + L'C \text{ (use a map)}$$

$$K = (LI)'(L + C) = (L' + I')(L + C) = LI' + L'C$$



Count sequence: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11


Count sequence: 4, 5, 6, 7, 8, 9, 10, 11, 1,2 13, 14, 15




 $Count\ sequence:\ 0,\ 1,\ 2,\ 3,\ 4,\ 5,\ 6,\ 7,\ 8,\ 9,\ 10,\ 11$ 

Use a 3-bit counter and a flip-flop (initially at 0). A start signal sets the flip-flop, which in turn enables the counter. On the count of 7 (binary 111) reset the flip-flop to 0 to disable the count (with the value of 00 0).

4	Present state	Next state	Flip-	-flop ii	nputs
	ABC	ABC	$T_{_A}$	$T_{B}$	$T_C$
	000	001	0	0	1
	001	011	0	1	0
	010	XXX	X	X	X
	011	111	1	1	0
	100	000	1	1	0
	101	XXX	X	X	X
	110	100	0	1	0
	111	110	0	0	1




**6.25** (a) Use a 6-bit ring counter.




The clock generator has a period of 12.5 ns. Use a 2-bit counter to count four pulses.


80/4 = 20 MHz; cycle time =  $1000 \times 10^{-9} / 20 = 50$  ns.

Present state ABC	Next state ABC	•			$puts$ $K_B$	$J_C$	$K_C$
000	001	0	X	0	X	1	X
001	010	0	X	1	X	X	1
010	011	0	X	X	0	1	X
011	100	1	X	X	1	X	1
100	100	X	X	0	0	1	X
101	110	X	X	1	X	X	1
110	000	X	X	X	1	0	X
111	XXX	X	X	X	X	X	X



Present	Next
state	state
ABC	ABC
000	001
001	010
010	100
011	XXX
100	110
101	XXX
110	000
111	XXX






**6.29** (a) The 8 valid states are listed in Fig. 8.18(b), with the sequence: 0, 8, 12, 14, 15, 7, 3, 1, 0, ....

The 8 unused states and their next states are shown below:

State	Next state		All invalid
ABCE	ABCE		states
0000	1001	9 🖍	
0100	1010	10	
0101	0010	2	
0110	1011	11	
1001	0100	4	
1010	1101	13	
1011	0101	5	
1101	0110	6	

**(b)** Modification:  $D_C = (A + C)B$ .




The valid states are the same as in (a). The unused states have the following sequences:  $2 \rightarrow 9 \rightarrow 4 \rightarrow 8$  and  $10 \rightarrow 13 \rightarrow 6 \rightarrow 11 \rightarrow 5 \rightarrow 0$ . The final states, 0 and 8, are valid.

 $\begin{array}{c|c} C & D & Q & D & D & Q \\ \hline C & D & Q & D & D & D \\ C & D & D & D & Q \\ \hline C & D & D & D & D \\ C & D & D & D & D \\ C & D & D & D & D \\ C & D & D & D & D \\ C & D & D & D & D \\ C & D & D & D & D \\ C & D & D & D & D \\ C & D & D & D & D \\ C & D & D & D \\ C & D & D & D & D \\ C$ 


The 5-bit Johnson counter has the following state sequence:

```
6.31
          module Reg_4_bit_beh (output reg A3, A2, A1, A0, input I3, I2, I1, I0, Clock, Clear);
            always @ (posedge Clock, negedge Clear)
             if (Clear == 0) {A3, A2, A1, A0} <= 4'b0;
             else {A3, A2, A1, A0} <= {I3, I2, I1, I0};
          endmodule
          module Reg 4 bit Str (output A3, A2, A1, A0, input I3, I2, I1, I0, Clock, Clear);
            DFF M3DFF (A3, I3, Clock, Clear);
            DFF M2DFF (A2, I2, Clock, Clear);
            DFF M1DFF (A1, I1, Clock, Clear);
            DFF M0DFF (A0, I0, Clock, Clear);
          endmodule
          module DFF(output reg Q, input D, clk, clear);
            always @ (posedge clk, posedge clear)
             if (clear == 0) Q <= 0; else Q <= D;
          endmodule
          module t Reg 4 bit ();
            wire A3 beh, A2 beh, A1 beh, A0 beh;
            wire A3 str, A2 str, A1 str, A0 str;
            reg 13, 12, 11, 10, Clock, Clear;
            wire [3: 0] I data = {13, 12, 11, 10};
            wire [3: 0] A beh = {A3 beh, A2 beh, A1 beh, A0 beh};
            wire [3: 0] A_str = {A3_str, A2_str, A1_str, A0_str};
            Reg 4 bit beh M beh (A3 beh, A2 beh, A1 beh, A0 beh, I3, I2, I1, I0, Clock, Clear);
            Reg 4 bit Str M str (A3 str, A2 str, A1 str, A0 str, I3, I2, I1, I0, Clock, Clear);
            initial #100 $finish;
            initial begin Clock = 0; forever #5 Clock = ~Clock; end
            initial begin Clear = 0; #2 Clear = 1; end
            integer K;
            initial begin
             for (K = 0; K < 16; K = K + 1) begin \{13, 12, 11, 10\} = K; \#10; end
            end
          endmodule
```



```
6.32 (a)
```


```
module Reg 4 bit Load (output reg A3, A2, A1, A0, input I3, I2, I1, I0, Load, Clock, Clear);
 always @ (posedge Clock, negedge Clear)
  if (Clear == 0) {A3, A2, A1, A0} <= 4'b0;
  else if (Load) {A3, A2, A1, A0} <= {I3, I2, I1, I0};
endmodule
module t Reg 4 Load ();
 wire A3_beh, A2_beh, A1_beh, A0_beh;
 reg I3, I2, I1, I0, Load, Clock, Clear;
 wire [3: 0] I data = {13, 12, 11, 10};
 wire [3: 0] A beh = {A3 beh, A2 beh, A1 beh, A0 beh};
 Reg_4_bit_Load M0 (A3_beh, A2_beh, A1_beh, A0_beh, I3, I2, I1, I0, Load, Clock, Clear);
 initial #100 $finish;
 initial begin Clock = 0; forever #5 Clock = ~Clock; end
 initial begin Clear = 0; #2 Clear = 1; end
 integer K;
 initial fork
  #20 Load = 1;
  #30 Load = 0;
  #50 Load = 1;
 join
  for (K = 0; K < 16; K = K + 1) begin \{13, 12, 11, 10\} = K; \#10; end
 end
endmodule
```



**(b)** 

```
module Reg 4 bit Load str (output A3, A2, A1, A0, input I3, I2, I1, I0, Load, Clock, Clear);
 wire y3, y2, y1, y0;
 mux_2 M3 (y3, A3, I3, Load);
 mux 2 M2 (y2, A2, I2, Load);
 mux_2 M1 (y1, A1, I1, Load);
 mux 2 M0 (y0, A0, I0, Load);
 DFF M3DFF (A3, y3, Clock, Clear);
 DFF M2DFF (A2, y2, Clock, Clear);
 DFF M1DFF (A1, y1, Clock, Clear);
 DFF M0DFF (A0, y0, Clock, Clear);
endmodule
module DFF(output reg Q, input D, clk, clear);
 always @ (posedge clk, posedge clear)
  if (clear == 0) Q <= 0; else Q <= D;
endmodule
module mux_2 (output y, input a, b, sel);
 assign y = sel ? a: b;
endmodule
module t_Reg_4_Load_str ();
 wire A3, A2, A1, A0;
 reg 13, 12, 11, 10, Load, Clock, Clear;
 wire [3: 0] I_data = {I3, I2, I1, I0};
 wire [3: 0] A = \{A3, A2, A1, A0\};
 Reg 4 bit Load str M0 (A3, A2, A1, A0, I3, I2, I1, I0, Load, Clock, Clear);
```


```
initial #100 $finish;
initial begin Clock = 0; forever #5 Clock = ~Clock; end
initial begin Clear = 0; #2 Clear = 1; end
integer K;
initial fork
#20 Load = 1;
#30 Load = 0;
#50 Load = 1;
#80 Load = 0;
join
initial begin
for (K = 0; K < 16; K = K + 1) begin {I3, I2, I1, I0} = K; #10; end
end
endmodule</pre>
```



(c)

```
module Reg 4 bit Load beh (output reg A3, A2, A1, A0, input I3, I2, I1, I0, Load, Clock, Clear);
 always @ (posedge Clock, negedge Clear)
  if (Clear == 0) {A3, A2, A1, A0} <= 4'b0;
  else if (Load) {A3, A2, A1, A0} <= {I3, I2, I1, I0};
endmodule
module Reg 4 bit Load str (output A3, A2, A1, A0, input I3, I2, I1, I0, Load, Clock, Clear);
 wire y3, y2, y1, y0;
 mux 2 M3 (y3, A3, I3, Load);
 mux_2 M2 (y2, A2, I2, Load);
 mux 2 M1 (y1, A1, I1, Load);
 mux_2 M0 (y0, A0, I0, Load);
 DFF M3DFF (A3, y3, Clock, Clear);
 DFF M2DFF (A2, y2, Clock, Clear);
 DFF M1DFF (A1, y1, Clock, Clear);
 DFF M0DFF (A0, y0, Clock, Clear);
endmodule
module DFF(output reg Q, input D, clk, clear);
 always @ (posedge clk, posedge clear)
  if (clear == 0) Q <= 0; else Q <= D;
endmodule
module mux_2 (output y, input a, b, sel);
 assign y = sel ? a: b;
endmodule
```

```
module t Reg 4 Load str ();
 wire A3 beh, A2 beh, A1 beh, A0 beh;
 wire A3_str, A2_str, A1_str, A0_str;
 reg 13, 12, 11, 10, Load, Clock, Clear;
 wire [3: 0] I data, A beh, A str;
 assign I_data = {I3, I2, I1, I0};
 assign A beh = {A3_beh, A2_beh, A1_beh, A0_beh};
 assign A str = \{A3 \text{ str}, A2 \text{ str}, A1 \text{ str}, A0 \text{ str}\};
 Reg_4_bit_Load_str M0 (A3_beh, A2_beh, A1_beh, A0_beh, I3, I2, I1, I0, Load, Clock, Clear);
 Reg_4_bit_Load_str M1 (A3_str, A2_str, A1_str, A0_str, I3, I2, I1, I0, Load, Clock, Clear);
 initial #100 $finish;
 initial begin Clock = 0; forever #5 Clock = ~Clock; end
 initial begin Clear = 0; #2 Clear = 1; end
 integer K;
 initial fork
  #20 Load = 1;
  #30 Load = 0;
  #50 Load = 1;
  #80 Load = 0;
 join
 initial begin
  for (K = 0; K < 16; K = K + 1) begin \{13, 12, 11, 10\} = K; \#10; end
 end
endmodule
```



6.33

// Stimulus for testing the binary counter of Example 6-3

```
module testcounter;
 reg Count, Load, CLK, Clr;
 reg [3: 0] IN;
 wire C0;
 wire [3: 0] A;
 Binary Counter 4 Par Load M0 (
       // Data output
 Α,
 C0,
          // Output carry
 IN,
          // Data input
 Count,
              // Active high to count
 Load.
              // Active high to load
 CLK,
          // Positive edge sensitive
 Clr
          // Active low
);
```


```
always
  #5 CLK = ~CLK;
 initial
  begin
   CIr = 0;
                        // Clear de-asserted
   CLK = 1;
                        // Clock initialized high
   Load = 0; Count = 1;
                                   // Enable count
   #5 Clr = 1;
                                   // Clears count, then counts for five cycles
   #50 Load = 1; IN = 4'b1100;
                                   // Count is set to 4'b1100 (12<sub>0</sub>)
   #10 Load = 0;
   #70 Count = 0;
                            // Count is deasserted at t = 135
                            // Terminate simulation
   #20 $finish;
  end
endmodule
// Four-bit binary counter with parallel load
// See Figure 6-14 and Table 6-6
module Binary_Counter_4_Par_Load (
 output reg [3:0] A count, // Data output
 output
                 C out, // Output carry
 input [3:0]
                  Data in, // Data input
 input
                  Count,
                            // Active high to count
          Load, // Active high to load
          CLK, // Positive edge sensitive
          Clear // Active low
);
 assign C_out = Count & (~Load) & (A_count == 4'b1111);
 always @ (posedge CLK, negedge Clear)
 if (~Clear)
                 A_count <= 4'b0000;
 else if (Load)
                 A count <= Data in;
 else if (Count) A count <= A count + 1'b1;
 else
                  A count <= A count; // redundant statement
endmodule
// Note: a preferred description if the clock is given by:
// initial begin CLK = 0; forever #5 CLK = ~CLK; end
                                                                          120
    Name
     CLK
      Clr
     Load
                            X
     IN[3:0]
     Count
                                          5
                                                   d
                                              c
                                                        e
                                                             f
     A[3:0]
      C0
module Shiftreg (SI, SO, CLK);
 input
          SI, CLK;
 output SO;
 reg [3: 0] Q;
 assign SO = Q[0];
```

6.34

always @ (posedge CLK) Q = {SI, Q[3: 1]};

endmodule


```
// Test plan
// Verify that data shift through the register
// Set SI =1 for 4 clock cycles
// Hold SI =1 for 4 clock cycles
// Set SI = 0 for 4 clock cycles
// Verify that data shifts out of the register correctly
module t_Shiftreg;
 reg SI, CLK;
 wire SO;
 Shiftreg M0 (SI, SO, CLK);
 initial #130 $finish;
 initial begin CLK = 0; forever #5 CLK = ~CLK; end
 initial fork
  SI = 1'b1:
  #80 SI = 0;
 ioin
endmodule
```




### **6.35** (a) Note that *Load* has priority over *Clear*.

```
module Prob 6 35a (output [3: 0] A, input [3:0] I, input Load, Clock, Clear);
 Register_Cell R0 (A[0], I[0], Load, Clock, Clear);
 Register_Cell R1 (A[1], I[1], Load, Clock, Clear);
 Register_Cell R2 (A[2], I[2], Load, Clock, Clear);
 Register Cell R3 (A[3], I[3], Load, Clock, Clear);
endmodule
module Register_Cell (output A, input I, Load, Clock, Clear);
 DFF M0 (A, D, Clock);
 not (Load b, Load);
 not (w1, Load b);
 not (Clear_b, Clear);
 and (w2, I, w1);
 and (w3, A, Load b, Clear b);
 or (D, w2, w3);
endmodule
module DFF (output reg Q, input D, clk);
always @ (posedge clk) Q <= D;
endmodule
module t_Prob_6_35a ();
 wire [3: 0] A;
 reg [3: 0] I;
 reg Clock, Clear, Load;
```

```
Prob_6_35a M0 ( A, I, Load, Clock, Clear);
initial #150 $finish;
initial begin Clock = 0; forever #5 Clock = ~Clock; end
initial fork
I = 4'b1010;Clear = 1;
#40 Clear = 0;
Load = 0;
#20 Load = 1;
#40 Load = 0;
join
endmodule
```




```
(b) Note: The solution below replaces the solution given on the CD.
   module Prob_6_35b (output reg [3: 0] A, input [3:0] I, input Load, Clock, Clear);
    always @ (posedge Clock)
     if (Load) A <= I;
    else if (Clear) A <= 4'b0;
    //else A <= A;
                           // redundant statement
   endmodule
   module t_Prob_6_35b ();
    wire [3: 0] A;
    reg [3: 0] I;
    reg Clock, Clear, Load;
    Prob_6_35b M0 (A, I, Load, Clock, Clear);
    initial #150 $finish;
    initial begin Clock = 0; forever #5 Clock = ~Clock; end
    initial fork
    I = 4'b1010; Clear = 1;
    #60 Clear = 0;
    Load = 0;
    #20 Load = 1;
    #40 Load = 0;
     join
   endmodule
```




(c)


```
module Prob 6 35c (output [3: 0] A, input [3:0] I, input Shift, Load, Clock);
 Register_Cell R0 (A[0], I[0], A[1], Shift, Load, Clock);
 Register Cell R1 (A[1], I[1], A[2], Shift, Load, Clock);
 Register_Cell R2 (A[2], I[2], A[3], Shift, Load, Clock);
 Register_Cell R3 (A[3], I[3], A[0], Shift, Load, Clock);
endmodule
module Register_Cell (output A, input I, Serial in, Shift, Load, Clock);
 DFF M0 (A, D, Clock);
 not (Shift b, Shift);
 not (Load b, Load);
 and (w1, Shift, Serial in);
 and (w2, Shift b, Load, I);
 and (w3, A, Shift b, Load b);
 or (D, w1, w2, w3);
endmodule
module DFF (output reg Q, input D, clk);
always @ (posedge clk) Q <= D;
endmodule
module t_Prob_6_35c();
 wire [3: 0] A;
 reg [3: 0] I;
 reg Clock, Shift, Load;
 Prob_6_35c M0 (A, I, Shift, Load, Clock);
 initial #150 $finish;
 initial begin Clock = 0; forever #5 Clock = ~Clock; end
 initial fork
 I = 4'b1010;
 Load = 0; Shift = 0;
 #20 Load = 1;
 #40 Load = 0;
 #50 Shift = 1;
 join
endmodule
```



```
(d)
   module Prob_6_35d (output reg [3: 0] A, input [3:0] I, input Shift, Load, Clock, Clear);
     always @ (posedge Clock)
      if (Shift) A \le \{A[0], A[3:1]\};
      else if (Load) A <= I;
      else if (Clear) A <= 4'b0;
      //else A <= A;
                          // redundant statement
   endmodule
   module t_Prob_6_35d ();
     wire [3: 0] A;
     reg [3: 0] I;
     reg Clock, Clear, Shift, Load;
      Prob_6_35d M0 (A, I, Shift, Load, Clock, Clear);
     initial #150 $finish;
     initial begin Clock = 0; forever #5 Clock = ~Clock; end
     initial fork
      I = 4'b1010; Clear = 1;
      #100 Clear = 0;
      Load = 0;
      #20 Load = 1;
      #40 Load = 0;
      #30 Shift = 1;
      #90 Shift = 0;
    join
   endmodule
```




```
(e)
   module Shift Register
    (output [3: 0] A par, input [3: 0] I par, input MSB in, LSB in, s1, s0, CLK, Clear);
    wire y3, y2, y1, y0;
    DFF D3 (A_par[3], y3, CLK, Clear);
    DFF D2 (A_par[2], y2, CLK, Clear);
    DFF D1 (A_par[1], y1, CLK, Clear);
    DFF D0 (A_par[0], y0, CLK, Clear);
    MUX_4x1 M3 (y3, I_par[3], A_par[2], MSB_in, A_par[3], s1, s0);
    MUX_4x1 M2 (y2, I_par[2], A_par[1], A_par[3], A_par[2], s1, s0);
    MUX_4x1 M1 (y1, I_par[1], A_par[0], A_par[2], A_par[1], s1, s0);
    MUX 4x1 M0 (y0, I par[0], LSB in, A par[1], A par[0], s1, s0);
   endmodule
   module MUX_4x1 (output reg y, input I3, I2, I1, I0, s1, s0);
    always @ (I3, I2, I1, I0, s1, s0)
      case ({s1, s0})
       2'b11: y = 13;
       2'b10: y = I2;
       2'b01: y = I1;
       2'b00: y = 10;
      endcase
   endmodule
   module DFF (output reg Q, input D, clk, reset b);
    always @ (posedge clk, negedge reset b) if (reset b == 0) Q \le 0; else Q \le D;
   endmodule
   module t Shift Register ();
    wire [3: 0] A par;
    req [3: 0] | par;
    reg MSB in, LSB in, s1, s0, CLK, Clear;
    Shift Register M SR( A par, I par, MSB in, LSB in, s1, s0, CLK, Clear);
    initial #300 $finish;
    initial begin CLK = 0; forever #5 CLK = ~CLK; end
     initial fork
      MSB in = 0; LSB in = 0;
      Clear = 0:
                       // Active-low reset
      s1 = 0; s0 = 0;
                            // No change
      #10 Clear = 1;
      #10 I par = 4'hA;
      #30 \text{ begin s1} = 1; \text{ s0} = 1; \text{ end } // 00: \text{ load I par into A par}
      #50 s1 = 0;
                        // 01: shift right (1010 to 0101 to 0010 to 0001 to 0000)
      #90 begin s1 = 1; s0 = 1; end // 11: reload A with 1010
                            // 10: shift left (1010 to 0100 to 1000 to 000)
      #100 s0 = 0;
      #140 begin s1 = 1; s0 = 1; MSB in = 1; LSB in = 1; end // Repeat with MSB and LSB
      #150 s1 = 0;
      #190 begin s1 = 1; s0 = 1; end // reload with A = 1010
      #200 s0 = 0:
                            // Shift left
                            // Pause
      #220 s1 = 0;
                            // Shift left
       #240 s1 = 1;
     ioin
   endmodule
```




```
(f)
       module Shift_Register_BEH
        (output [3: 0] A par, input [3: 0] I par, input MSB in, LSB in, s1, s0, CLK, Clear);
        always @ (posedge CLK, negedge Clear) if (Clear == 0) A par <= 4'b0;
         else case ({s1, s0})
          2'b11:
                    A par <= I par;
          2'b01:
                    A_par <= {MSB_in, A_par[3: 1]};
          2'b10:
                    A par \leq {A par[2: 0], LSB in};
          2'b00:
                    A par <=A par;
         endcase
       endmodule
       module t Shift Register ();
        wire [3: 0] A par;
        reg [3: 0] I par;
        reg MSB_in, LSB_in, s1, s0, CLK, Clear;
        Shift_Register_BEH M_SR( A_par, I_par, MSB_in, LSB_in, s1, s0, CLK, Clear);
        initial #300 $finish;
        initial begin CLK = 0; forever #5 CLK = ~CLK; end
        initial fork
         MSB in = 0; LSB_in = 0;
         Clear = 0;
                           // Active-low reset
         s1 = 0; s0 = 0;
                              // No change
         #10 Clear = 1;
         #10 I_par = 4'hA;
         #30 \text{ begin s1} = 1; \text{ s0} = 1; \text{ end } // 00: \text{ load I par into A par}
         #50 s1 = 0;
                                     // 01: shift right (1010 to 0101 to 0010 to 0001 to 0000)
         #90 begin s1 = 1; s0 = 1; end // 11: reload A with 1010
                                     // 10: shift left (1010 to 0100 to 1000 to 000)
         #100 s0 = 0;
         #140 begin s1 = 1; s0 = 1; MSB in = 1; LSB in = 1; end // Repeat with MSB and LSB
         #150 s1 = 0:
         #190 begin s1 = 1; s0 = 1; end // reload with A = 1010
         #200 s0 = 0:
                          // Shift left
         #220 s1 = 0;
                              // Pause
          #240 s1 = 1;
                              // Shift left
        join
```

endmodule



**(g)** 

```
module Ripple_Counter_4bit (output [3: 0] A, input Count, reset b);
 reg A0, A1, A2, A3;
 assign A = {A3, A2, A1, A0};
 always @ (negedge Count, negedge reset b)
  if (reset_b == 0) A0 <= 0; else A0 <= ~A0;
 always @ (negedge A0, negedge reset_b)
  if (reset b == 0) A1 <= 0; else A1 <= \simA1;
 always @ (negedge A1, negedge reset b)
  if (reset b == 0) A2 <= 0; else A2 <= \simA2;
 always @ (negedge A2, negedge reset b)
  if (reset b == 0) A3 <= 0; else A3 <= \simA3;
endmodule
module t_Ripple_Counter_4bit ();
 wire [3: 0] A;
 reg Count, reset_b;
 Ripple_Counter_4bit M0 (A, Count, reset_b);
 initial #300 $finish;
 initial fork
    reset b = 0;
                       // Active-low reset
  #60 reset b = 1;
  Count = 1;
  #15 Count = 0;
  #30 Count = 1;
  #85 begin Count = 0; forever #10 Count = ~Count; end
 join
endmodule
```




(h) Note: This version of the solution situates the data shift registers in the test bench.

```
module Serial Subtractor (output SO, input SI A, SI B, shift control, clock, reset b);
// See Fig. 6.5 and Problem 6.9a (2s complement serial subtractor)
 reg [1: 0] sum;
 wire mem = sum[1];
 assign SO = sum[0];
  always @ (posedge clock, negedge reset b)
  if (reset b == 0) begin
   sum <= 2'b10;
  end
  else if (shift_control) begin
   sum \le SI A + (!SI B) + sum[1];
  end
endmodule
module t Serial Subtractor ();
 wire SI A, SI B;
 reg shift control, clock, reset b;
 Serial Subtractor M0 (SO, SI A, SI B, shift control, clock, reset b);
 initial #250 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial fork
  shift control = 0;
  #10 \text{ reset } b = 0;
  #20 \text{ reset } b = 1;
  #22 shift control = 1:
  #105 shift control = 0;
  #112 \text{ reset } b = 0:
  #114 \text{ reset b} = 1;
  #122 shift control = 1;
  #205 shift_control = 0;
 join
 reg [7: 0] A, B, SO_reg;
 wire s7;
 assign s7 = SO_reg[7];
 assign SI_A = A[0];
 assign SI B = B[0];
 wire Sl_B_bar = \sim Sl_B;
 initial fork
  A = 8'h5A;
  B = 8'h0A;
  #122 A = 8'h0A;
  #122 B = 8'h5A;
```

join


```
always @ (negedge clock, negedge reset_b)
if (reset_b == 0) SO_reg <= 0;
else if (shift_control == 1) begin
   SO_reg <= {SO, SO_reg[7: 1]};
   A <= A >> 1;
   B <= B >> 1;
   end
wire negative = !M0.sum[1];
wire [7: 0] magnitude = (!negative)? SO_reg: 1'b1 + ~SO_reg;
endmodule
```

Simulation results are shown for 5Ah - 0Ah = 50h = 80 d and 0Ah - 5Ah = -80. The magnitude of the result is also shown.




(i) See Prob. 6.35h.

```
(j)
   module Serial_Twos_Comp (output y, input [7: 0] data, input load, shift_control, Clock, reset_b);
    reg [7: 0] SReg;
    reg Q;
    wire SO = SReg [0];
    assign y = SO ^ Q;
    always @ (posedge Clock, negedge reset b)
    if (reset b == 0) begin
     SReg \le 0;
     Q \le 0;
    end
    else begin
     if (load) SReg = data;
      else if (shift_control) begin
       Q \leq Q \mid SO;
       SReg <= {y, SReg[7: 1]};
      end
    end
   endmodule
   module t_Serial_Twos_Comp ();
    wire y;
    reg [7: 0] data;
    reg load, shift control, Clock, reset b;
    Serial Twos Comp M0 (y, data, load, shift control, Clock, reset b);
    reg [7: 0] twos comp;
    always @ (posedge Clock, negedge reset b)
    if (reset b == 0) twos comp \leq 0;
    else if (shift control && !load) twos comp <= {y, twos comp[7: 1]};
    initial #200 $finish;
    initial begin Clock = 0; forever #5 Clock = ~Clock; end
    initial begin #2 reset b = 0; #4 reset b = 1; end
    initial fork
      data = 8'h5A;
     #20 load = 1;
     #30 load = 0;
     #50 shift control = 1;
     #50 begin repeat (9) @ (posedge Clock);
       shift control = 0;
      end
    join
   endmodule
```



### (k) From the solution to Problem 6.13:



```
module Prob 6 35k BCD Counter (output A1, A2, A3, A4, input clk, reset b);
 wire \{A1, A2, A3, A4\} = A;
 nand (Clear, A2, A4);
 Ripple_Counter_4bit M0 (A, Clear, reset b);
endmodule
module Ripple Counter 4bit (output [3: 0] A, input Count, reset b);
 reg A0, A1, A2, A3;
 assign A = \{A3, A2, A1, A0\};
 always @ (negedge Count, negedge reset b)
  if (reset b == 0) A0 <= 0; else A0 <= \simA0;
 always @ (negedge A0, negedge reset b)
  if (reset b == 0) A1 <= 0; else A1 <= \simA1;
 always @ (negedge A1, negedge reset b)
  if (reset b == 0) A2 \le 0; else A2 \le A2;
 always @ (negedge A2, negedge reset b)
  if (reset b == 0) A3 <= 0; else A3 <= \simA3;
endmodule
module t_ Prob_6_35k_BCD_Counter ();
 wire [3: 0] A;
 reg Count, reset b;
 Prob 6 35k BCD Counter M0 (A1, A2, A3, A4, reset b);
 initial #300 $finish;
 initial fork
    reset b = 0;
                        // Active-low reset
  #60 reset_b = 1;
/*
  Count = 1;
  #15 Count = 0;
  #30 Count = 1;
```

```
#85 begin Count = 0; forever #10 Count = ~Count; end*/
 join
endmodule
(1)
      module Prob_6_35I_Up_Dwn_Beh (output reg [3: 0] A, input CLK, Up, Down, reset_b);
       always @ (posedge CLK, negedge reset_b)
         if (reset b ==0) A <= 4'b0000;
         else case ({Up, Down})
          2'b10: A <= A + 4'b0001;
                                    // Up
          2'b01: A <= A - 4'b0001;
                                    // Down
          default: A \le A;
                            // Suspend (Redundant statement)
         endcase
       endmodule
      module t_Prob_6_35I_Up_Dwn_Beh ();
       wire [3: 0] A;
       reg CLK, Up, Down, reset b;
       Prob_6_35I_Up_Dwn_Beh M0 (A, CLK, Up, Down, reset_b);
       initial #300 $finish;
       initial begin CLK = 0; forever #5 CLK = ~CLK; end
       initial fork
           Down = 0; Up= 0;
         #10 \text{ reset } b = 0;
         #20 \text{ reset b} = 1;
         #40 Up = 1;
         #150 Down = 1:
         #220 Up = 0;
         #280 Down = 0;
       ioin
      endmodule
                                                                                            270
        Name
                     CLK
         reset b
         Up
         Down
                            \( 1 \) \( 2 \) \( 3 \) \( 4 \) \( 5 \) \( 6 \) \( 7 \) \( 8 \) \( 9 \) \( a \)
                                                                   b
                                                                               X
         A[3:0]
   (a)
      // See Fig. 6.13., 4-bit Up-Down Binary Counter
      module Prob 6 36 Up Dwn Beh (output reg [3: 0] A, input CLK, Up, Down, reset b);
       always @ (posedge CLK, negedge reset b)
         if (reset b ==0) A <= 4'b0000;
         else if (Up) A <= A + 4'b0001;
         else if (Down) A <= A - 4'b0001;
       endmodule
      module t_Prob_6_36_Up_Dwn_Beh ();
       wire [3: 0] A;
```

6.36

reg CLK, Up, Down, reset\_b;

```
Prob_6_36_Up_Dwn_Beh M0 (A, CLK, Up, Down, reset_b);
    initial #300 $finish;
    initial begin CLK = 0; forever #5 CLK = ~CLK; end
    initial fork
        Down = 0; Up= 0;
     #10 \text{ reset } b = 0:
     #20 \text{ reset b} = 1;
     #40 \text{ Up} = 1;
     #150 Down = 1;
     #220 Up = 0;
     #280 Down = 0;
    join
   endmodule
                                  80
                                                         160
                                                                                240
   Name
               CLK
   reset b
   Up
   Down
                                            8 X 9 X a
                                                    b \times c \times d \times e
   A[3:0]
(b)
   module Prob 6 36 Up Dwn Str (output [3: 0] A, input CLK, Up, Down, reset b);
    wire Down 3, Up 3, Down 2, Up 2, Down 1, Up 1;
    wire A 0b, A 1b, A 2b, A 3b;
    stage_register SR3 (A[3], A_3b, Down_3, Up_3, Down_2, Up_2, A[2], A_2b, CLK, reset_b);
    stage_register SR2 (A[2], A_2b, Down_2, Up_2, Down_1, Up_1, A[1], A_1b, CLK, reset_b);
    stage_register SR1 (A[1], A_1b, Down_1, Up_1, Down_not_Up, Up, A[0], A_0b, CLK, reset_b);
    not (Up b, Up);
    and (Down not Up, Down, Up b);
    or (T, Up, Down not Up);
    Toggle_flop TF0 (A[0], A_0b, T, CLK, reset_b);
   endmodule
   module stage register (output A, A b, Down not Up out, Up out, input Down not Up, Up, A in,
   A in b, CLK, reset b);
    Toggle flop T0 (A, A b, T, CLK, reset b);
    or (T, Down not Up out, Up out);
    and (Down_not_Up_out, Down_not_Up, A_in_b);
    and (Up out, Up, A in);
   endmodule
   module Toggle flop (output reg Q, output Q b, input T, CLK, reset b);
    always @ (posedge CLK, negedge reset b) if (reset b == 0) Q <= 0; else Q <= Q ^ T;
    assign Q b = \simQ;
   endmodule
   module t Prob 6 36 Up Dwn Str ();
    wire [3: 0] A;
```

reg CLK, Up, Down, reset b;

wire T3 = M0.SR3.T;

6.37

endcase

```
wire T2 = M0.SR2.T;
      wire T1 = M0.SR1.T;
      wire T0 = M0.T;
      Prob 6 36 Up Dwn Str M0 (A, CLK, Up, Down, reset b);
      initial #150 $finish:
      initial begin CLK = 0; forever #5 CLK = ~CLK; end
      initial fork
       Down = 0; Up= 0;
       #10 \text{ reset } b = 0;
       #20 \text{ reset } b = 1;
       #50 Up = 1:
       #140 Down = 1;
       #120 Up = 0:
       #140 Down = 0;
      ioin
     endmodule
    Name
                             CLK
     reset b
     Up
     Down
                                              7 X 8 X 9 X a X b X c X d X e
     A[3:0]
     T0
     T1
     T2
     T3
module Counter_if (output reg [3: 0] Count, input clock, reset);
 always @ (posedge clock, posedge reset)
  if (reset)Count <= 0;
  else if (Count == 0) Count <= 1;
  else if (Count == 1) Count <= 3;
                                    // Default interpretation is decimal
  else if (Count == 3) Count <= 7;
  else if (Count == 4) Count <= 0;
  else if (Count == 6) Count <= 4;
  else if (Count == 7) Count <= 6;
  else Count <= 0;
endmodule
module Counter case (output reg [3: 0] Count, input clock, reset);
 always @ (posedge clock, posedge reset)
  if (reset)Count <= 0;</pre>
  else begin
   Count <= 0:
   case (Count)
    0:
            Count <= 1;
     1:
            Count <= 3;
    3:
            Count <= 7;
    4:
            Count <= 0;
    6:
            Count <= 4;
    7:
            Count <= 6;
    default:
               Count <= 0;
```

```
endmodule
module Counter FSM (output reg [3: 0] Count, input clock, reset);
 reg [2: 0] state, next state;
 parameter s0 = 0, s1 = 1, s2 = 2, s3 = 3, s4 = 4, s5 = 5, s6 = 6, s7 = 7;
 always @ (posedge clock, posedge reset)
  if (reset) state <= s0; else state <= next state;</pre>
 always @ (state) begin
  Count = 0;
  case (state)
           begin next state = s1; Count = 0; end
    s0:
    s1:
           begin next state = s2; Count = 1; end
    s2:
           begin next state = s3; Count = 3; end
    s3:
           begin next state = s4; Count = 7; end
    s4:
           begin next state = s5; Count = 6; end
           begin next state = s6; Count = 4; end
    s5:
               begin next state = s0; Count = 0; end
    default:
   endcase
 end
endmodule
(a)
module Prob 6 38a Updown (OUT, Up, Down, Load, IN, CLK); // Verilog 1995
 output [3: 0] OUT;
 input [3: 0] IN;
 input
               Up, Down, Load, CLK;
 req
        [3:0]
               OUT;
 always @ (posedge CLK)
 if (Load) OUT <= IN;
 else if (Up) OUT <= OUT + 4'b0001;
 else if (Down) OUT <= OUT - 4'b0001;
 else
           OUT <= OUT;
 endmodule
module updown (
                                // Verilog 2001, 2005
 output reg[3: 0] OUT,
 input
           [3: 0] IN,
               Up, Down, Load, CLK
 input
);
  Name
              clock
    reset_b
   Load
   Down
    data[3:0]
                                             (c \ b \ (a \ \ \ \ 8 \ \ 7 \ \ 6 \ \
    count[3:0]
```

end

6.38

```
module Prob 6 38b Updown (output reg [3: 0] OUT, input [3: 0] IN, input s1, s0, CLK);
 always @ (posedge CLK)
 case ({s1, s0})
   2'b00: OUT <= OUT + 4'b0001;
   2'b01: OUT <= OUT - 4'b0001;
   2'b10: OUT <= IN;
   2'b11: OUT <= OUT;
 endcase
 endmodule
module t Prob 6 38b Updown ();
 wire [3: 0] OUT;
 reg [3: 0] IN;
 reg s1, s0, CLK;
 Prob 6 38b Updown M0 (OUT, IN, s1, s0, CLK);
 initial #150 $finish;
 initial begin CLK = 0; forever #5 CLK = ~CLK; end
 initial fork
 IN = 4'b1010:
 #10 begin s1 = 1; s0 = 0; end
                                  // Load IN
 #20 begin s1 = 1; s0 = 1; end
                                  // no change
 #40 begin s1 = 0; s0 = 0; end
                                  // UP:
 #80 begin s1 = 0; s0 = 1; end
                                  // DOWN
 #120 \text{ begin s1} = 1; \text{ s0} = 1; \text{ end}
 ioin
endmodule
                                                                           120
   Name
    CLK
    s1
    s0
    IN[3:0]
    OUT[3:0]
                                            c
                                                 d
                                                     e
                                                           d
module Prob_6_39_Counter_BEH (output reg [2: 0] Count, input Clock, reset_b);
 always @ (posedge Clock, negedge reset b) if (reset b == 0) Count <= 0;
  else case (Count)
   0: Count <= 1;
   1: Count <= 2;
   2: Count <= 4:
   4: Count <= 5;
   5: Count <= 6:
   6: Count <= 0;
  endcase
endmodule
module Prob 6 39 Counter STR (output [2: 0] Count, input Clock, reset b);
 supply1 PWR;
 wire Count 1 b = \simCount[1];
```

6.39


```
JK FF M2 (Count[2],
                        Count[1], Count[1], Clock, reset_b);
 JK FF M1 (Count[1],
                                            Clock, reset_b);
                        Count[0], PWR,
 JK_FF M0 (Count[0],
                        Count_1_b,
                                        PWR.
                                                   Clock, reset_b);
endmodule
module JK FF (output reg Q, input J, K, clk, reset_b);
 always @ (posedge clk, negedge reset b) if (reset b == 0) Q <= 0; else
  case ({J,K})
   2'b00: Q <= Q;
   2'b01: Q <= 0:
   2'b10: Q <= 1;
   2'b11: Q <= ~Q;
  endcase
endmodule
module t_Prob_6_39_Counter ();
 wire [2: 0] Count BEH, Count STR;
 reg Clock, reset_b;
 Prob_6_39_Counter_BEH M0_BEH (Count_STR, Clock, reset_b);
 Prob 6 39 Counter_STR M0_STR (Count_BEH, Clock, reset_b);
 initial #250 $finish;
 initial fork #1 reset_b = 0; #7 reset_b = 1; join
 initial begin Clock = 1; forever #5 Clock = ~Clock; end
endmodule
                                                                             120
    Name
     Clock
     reset b
     Count_BEH[2:0]
                                             6
     Count STR[2:0]
   module Prob_6_40 (output reg [0: 7] timer, input clk, reset_b);
    always @ (negedge clk, negedge reset b)
     if (reset b == 0) timer <= 8'b1000 0000; else
     case (timer)
      8'b1000 0000:
                       timer <= 8'b0100 0000;
      8'b0100 0000:
                       timer <= 8'b0010 0000;
      8'b0010 0000:
                       timer <= 8'b0001 0000;
      8'b0001 0000:
                       timer <= 8'b0000 1000;
      8'b0000 1000:
                       timer <= 8'b0000 0100;
      8'b0000 0100:
                       timer <= 8'b0000 0010;
      8'b0000 0010:
                       timer <= 8'b0000 0001;
      8'b0000 0001:
                       timer <= 8'b1000 0000;
      default:
                    timer <= 8'b1000 0000;
     endcase
   endmodule
   module t_Prob_6_40 ();
    wire [0: 7] timer;
```

6.40

reg clk, reset b;


```
Prob_6_40 M0 (timer, clk, reset_b);

initial #250 $finish;
initial fork #1 reset_b = 0; #7 reset_b = 1; join
initial begin clk = 1; forever #5 clk = ~clk; end
endmodule
```




#### 6.41

```
module Prob 6 41 Switched Tail Johnson Counter (output [0: 3] Count, input CLK, reset b);
 wire Q 0b, Q 1b, Q 2b, Q 3b;
 DFF M3 (Count[3], Q_3b, Count[2], CLK, reset_b);
 DFF M2 (Count[2], Q_2b, Count[1], CLK, reset_b);
 DFF M1 (Count[1], Q 1b, Count[0], CLK, reset b);
 DFF M0 (Count[0], Q_0b, Q_3b, CLK, reset_b);
endmodule
module DFF (output reg Q, output Q b, input D, clk, reset b);
 assign Q b = \simQ;
 always @ (posedge clk, negedge reset_b) if (reset_b ==0) Q <= 0; else Q <= D;
endmodule
module t Prob 6 41 Switched Tail Johnson Counter ();
wire [3: 0] Count;
reg CLK, reset b;
wire s0 = ~ M0.Count[0] && ~M0.Count[3];
 wire s1 = M0.Count[0] && ~M0.Count[1];
 wire s2 = M0.Count[1] && \sim M0.Count[2];
 wire s3 = M0.Count[2] && ~M0.Count[3];
 wire s4 = M0.Count[0] && M0.Count[3];
 wire s5 = \sim M0.Count[0] \&\& M0.Count[1];
 wire s6 = \sim M0.Count[1] \&\& M0.Count[2];
wire s7 = \sim M0.Count[2] \&\& M0.Count[3];
Prob 6 41 Switched Tail Johnson Counter M0 (Count, CLK, reset b);
 initial #150 $finish:
initial fork #1 reset b = 0; #7 reset b = 1; join
 initial begin CLK = 1; forever #5 CLK = ~CLK; end
endmodule
```



Because A is a register variable, it retains whatever value has been assigned to it until a new value is assigned. Therefore, the statement  $A \le A$  has the same effect as if the statement was omitted.

### 6.43



```
module Prob_6_43_Str (output SO, input [7: 0] data, input load, Shift_control, Clock, reset_b);
supply0 gnd;
wire SO A;
```

```
Shift_with_Load M_A (SO_A, SO_A, data, load, Shift_control, Clock, reset_b); Shift_with_Load M_B (SO, SO_A, data, gnd, Shift_control, Clock, reset_b);
```

#### endmodule


```
module Shift_with_Load (output SO, input D_in, input [7: 0] data, input load, select, Clock, reset_b);
wire [7: 0] Q;
assign SO = Q[0];
SR_cell M7 (Q[7], D_in, data[7], load, select, Clock, reset_b);
SR_cell M6 (Q[6], Q[7], data[6], load, select, Clock, reset_b);
SR_cell M5 (Q[5], Q[6], data[5], load, select, Clock, reset_b);
SR_cell M4 (Q[4], Q[5], data[4], load, select, Clock, reset_b);
SR_cell M3 (Q[3], Q[4], data[3], load, select, Clock, reset_b);
SR_cell M2 (Q[2], Q[3], data[2], load, select, Clock, reset_b);
SR_cell M1 (Q[1], Q[2], data[1], load, select, Clock, reset_b);
SR_cell M0 (Q[0], Q[1], data[0], load, select, Clock, reset_b);
```

#### endmodule

```
module SR cell (output Q, input D, data, load, select, Clock, reset b);
 wire v:
 DFF with load M0 (Q, y, data, load, Clock, reset b);
 Mux 2 M1 (y, Q, D, select);
endmodule
module DFF_with_load (output reg Q, input D, data, load, Clock, reset_b);
 always @ (posedge Clock, negedge reset b)
  if (reset b == 0) Q \le 0; else if (load) Q \le data; else Q \le D;
endmodule
module Mux 2 (output reg y, input a, b, sel);
 always @ (a, b, sel) if (sel ==1) y = b; else y = a;
endmodule
module t Fig 6 4 Str ();
 wire SO:
 reg load, Shift control, Clock, reset b;
 reg [7: 0] data, Serial Data;
 Prob 6 43 Str M0 (SO, data, load, Shift control, Clock, reset b);
 always @ (posedge Clock, negedge reset b)
 if (reset b == 0) Serial Data <= 0;
 else if (Shift control ) Serial Data <= {M0.SO A, Serial Data [7: 1]};
 initial #200 $finish;
 initial begin Clock = 0; forever #5 Clock = ~Clock; end
 initial begin #2 reset b = 0; #4 reset b = 1; end
 initial fork
  data = 8'h5A;
  #20 load = 1;
  #30 load = 0;
  #50 Shift control = 1;
  #50 begin repeat (9) @ (posedge Clock);
   Shift_control = 0;
  end
join
endmodule
                  0
                                               50
                                                                            100
 Name
  Clock
 reset b
  load
  Shift control
                                                            5a
 data[7:0]
  SOA
  SO
                                                   2d
                                                         96
                                                                                                    2d
                        00
                                        5а
                                                               4b
                                                                     а5
                                                                          d2
                                                                                69
                                                                                      b4
                                                                                            5a
  Q[7:0]
                                    00
                                                                                                    2d
                                                         80
                                                               40
                                                                     a0
                                                                          d0
                                                                                68
                                                                                      b4
  Q[7:0]
                                    00
                                                         80
                                                               40
                                                                          d0
                                                                                68
                                                                                                 5а
                                                                     a0
                                                                                      b4
  Serial Data[7:0]
```

Alternative: a behavioral model for synthesis is given below. The behavioral description implies the need for a mux at the input to a D-type flip-flop.


```
module Fig 6 4 Beh (output SO, input [7: 0] data, input load, Shift control, Clock, reset b);
 reg [7: 0] Shift_Reg_A, Shift_Reg_B;
 assign SO = Shift_Reg_B[0];
 always @ (posedge Clock, negedge reset_b)
  if (reset b == 0) begin
   Shift Reg A <= 0;
   Shift_Reg_B <= 0;
  end
  else if (load) Shift Reg A <= data;
  else if (Shift control) begin
   Shift_Reg_A <= { Shift_Reg_A[0], Shift_Reg_A[7: 1]};
   Shift Reg B <= {Shift Reg A[0], Shift Reg B[7: 1]};
  end
endmodule
module t Fig 6 4 Beh ();
 wire SO:
 reg load, Shift_control, Clock, reset_b;
 reg [7: 0] data, Serial_Data;
 Fig_6_4_Beh M0 (SO, data, load, Shift_control, Clock, reset_b);
 always @ (posedge Clock, negedge reset_b)
 if (reset b == 0) Serial Data <= 0;
 else if (Shift control ) Serial Data <= {M0.Shift Reg A[0], Serial Data [7: 1]};
 initial #200 $finish;
 initial begin Clock = 0; forever #5 Clock = ~Clock; end
 initial begin #2 reset_b = 0; #4 reset_b = 1; end
 initial fork
  data = 8'h5A:
  #20 load = 1:
  #30 load = 0;
  #50 Shift control = 1;
  #50 begin repeat (9) @ (posedge Clock);
   Shift control = 0;
  end
 ioin
endmodule
```



```
6.44
             // See Figure 6.5
              // Note: Sum is stored in shift register A; carry is stored in Q
              // Note: Clear is active-low.
              module Prob_6_44_Str (output SO, input [7: 0] data_A, data_B, input S_in, load, Shift_control, CLK,
               supply0 gnd;
               wire sum, carry;
               assign SO = sum;
               wire SO A, SO B;
               Shift Reg gated clock M A (SO A, sum, data A, load, Shift control, CLK, Clear);
               Shift_Reg_gated_clock M_B (SO_B, S_in, data_B, load, Shift_control, CLK, Clear);
               FA M FA (carry, sum, SO A, SO B, Q);
               DFF gated M FF (Q, carry, Shift control, CLK, Clear);
              endmodule
              module Shift Reg gated clock (output SO, input S in, input [7: 0] data, input load, Shift control,
                    Clock, reset b);
               reg [7: 0] SReg;
               assign SO = SReg[0];
               always @ (posedge Clock, negedge reset_b)
                if (reset b == 0) SReg \leq 0;
                else if (load) SReg <= data;
                else if (Shift control) SReg <= {S in, SReg[7: 1]};
              endmodule
              module DFF gated (output Q, input D, Shift_control, Clock, reset_b);
               DFF M DFF (Q, D internal, Clock, reset b);
               Mux 2 M Mux (D internal, Q, D, Shift control);
              endmodule
              module DFF (output reg Q, input D, Clock, reset b);
               always @ (posedge Clock, negedge reset b)
                if (reset b == 0) Q \le 0; else Q \le D;
              endmodule
              module Mux 2 (output reg y, input a, b, sel);
               always @ (a, b, sel) if (sel ==1) y = b; else y = a;
              endmodule
              module FA (output reg carry, sum, input a, b, C in);
               always @ (a, b, C_in) {carry, sum} = a + b + C_in;
              endmodule
              module t Prob 6 44 Str ();
               wire SO:
               reg SI, load, Shift control, Clock, Clear;
               reg [7: 0] data_A, data_B;
               Prob_6_44_Str M0 (SO, data_A, data_B, SI, load, Shift_control, Clock, Clear);
               initial #200 $finish;
               initial begin Clock = 0; forever #5 Clock = ~Clock; end
```

initial begin #2 Clear = 0; #4 Clear = 1; end


```
initial fork
  data_A = 8'hAA;  //8'h ff;
  data_B = 8'h55;  //8'h01;
  SI = 0;
  #20 load = 1;
  #30 load = 0;
  #50 Shift_control = 1;
  #50 begin repeat (8) @ (posedge Clock);
  #5 Shift_control = 0;
  end
  join
endmodule
```



6.45

```
module Prob_6_45 (output reg y_out, input start, clock, reset_bar);
parameter s0 = 4'b0000,
s1 = 4'b0001,
s2 = 4'b0010,
s3 = 4'b0011,
s4 = 4'b0100,
s5 = 4'b0101,
```

```
s6 = 4'b0110,
     s7 = 4'b0111,
     s8 = 4'b1000;
 reg [3: 0] state, next_state;
 always @ (posedge clock, negedge reset_bar)
  if (!reset bar) state <= s0; else state <= next state;</pre>
 always @ (state, start) begin
  v \text{ out} = 1'b0;
  case (state)
   s0: if (start) next state = s1; else next state = s0;
   s1: begin next_state = s2; y_out = 1; end
   s2: begin next state = s3; y out = 1; end
   s3: begin next state = s4; y out = 1; end
   s4: begin next_state = s5; y_out = 1; end
   s5: begin next_state = s6; y_out = 1; end
   s6: begin next state = s7; y out = 1; end
   s7: begin next_state = s8; y_out = 1; end
   s8: begin next state = s0; y out = 1; end
   default: next state = s0;
  endcase
 end
endmodule
// Test plan
// Verify the following:
// Power-up reset
// Response to start in initial state
// Reset on-the-fly
// Response to re-assertion of start after reset on-the-fly
// 8-cycle counting sequence
// Ignore start during counting sequence
// Return to initial state after 8 cycles and await start
// Remain in initial state for one clock if start is asserted when the state is entered
module t Prob 6 45;
 wire y_out;
 rea
         start, clock, reset bar;
 Prob_6_45 M0 (y_out, start, clock, reset_bar);
 initial #300 $finish:
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial fork
  reset bar = 0;
  #2 reset bar = 1;
  #10 \text{ start} = 1;
  #20 \text{ start} = 0;
  #30 reset bar = 0;
  #50 reset bar = 1;
  #80 \text{ start} = 1;
  #90 \text{ start} = 0;
  #130 \text{ start} = 1;
  #140 \text{ start} = 0;
  #180 \text{ start} = 1;
 join
endmodule
```



6.46

6.47


```
module Prob_6_46 (output reg [0: 3] timer, input clk, reset_b);
    always @ (negedge clk, negedge reset b)
     if (reset b == 0) timer <= 4'b1000; else
     case (timer)
       4'b1000: timer <= 4'b0100;
       4'b0100: timer <= 4'b0010;
       4'b0010: timer <= 4'b0001;
       4'b0001: timer <= 4'b1000;
       default:
                 timer <= 4'b1000;
     endcase
   endmodule
   module t Prob 6 46 ();
    wire [0: 3] timer;
    reg clk, reset_b;
    Prob_6_46 M0 (timer, clk, reset_b);
    initial #150 $finish;
    initial fork #1 reset b = 0; #7 reset b = 1; join
    initial begin clk = 1; forever #5 clk = ~clk; end
   endmodule
                                                                             120
  Name
   clk
   reset b
                                                            8
   timer [0:3]
   timer [0]
   timer [1]
   timer [2]
   timer [3]
module Prob 6 47 (
 output reg P odd,
 input D in, CLK, reset
);
 wire D;
 assign D = D_in ^ P_odd;
 always @ (posedge CLK, posedge reset)
```

```
if (reset) P_odd <= 0;
else P_odd <= D;
endmodule

module t_Prob_6_47 ();
wire P_odd;
reg D_in, CLK, reset;


Prob_6_47 M0 (P_odd, D_in, CLK, reset);
initial #150 $finish;
initial fork #1 reset = 1; #7 reset = 0; join
initial begin CLK = 0; forever #5 CLK = ~CLK; end
initial begin D_in = 1; forever #20 D_in = ~D_in; end</pre>
```

#### endmodule




#### 6.48 (a)

```
module Prob_6_48a (output reg [7: 0] count, input clk, reset_b);
 reg [3: 0] state;
 always @ (posedge clk, negedge reset_b)
  if (reset b == 0) state <= 0; else state <= state + 1;
 always @ (state)
  case (state)
   0, 2, 4, 6, 8, 10, 12: count = 8'b0000_0001;
   1:
             count = 8'b0000 0010;
   3:
             count = 8'b0000 0100;
   5:
             count = 8'b0000_1000;
   7:
             count = 8'b0001 0000;
   9:
             count = 8'b0010 0000;
   11:
             count = 8'b0100 0000;
   13:
             count = 8'b1000 0000;
                 count = 8'b0000 0000;
   default:
  endcase
endmodule
module t_Prob_6_48a ();
 wire [7: 0] count;
 reg clk, reset_b;
 Prob 6 48a M0 (count, clk, reset b);
 initial #200 $finish;
 initial begin clk = 0; forever #5 clk = ~clk; end
 initial begin reset_b = 0; #2 reset_b = 1; end
endmodule
```



**(b)** 

```
module Prob 6 48b (output reg [7: 0] count, input clk, reset b);
 reg [3: 0] state;
 always @ (posedge clk, negedge reset_b)
  if (reset_b == 0) state <= 0; else state <= state + 1;</pre>
 always @ (state)
  case (state)
   0, 2, 4, 6, 8, 10, 12: count = 8'b1000 0000;
   1:
             count = 8'b0100 0000;
   3:
             count = 8'b0010_0000;
   5:
             count = 8'b0001 0000;
   7:
              count = 8'b0000 1000;
   9:
              count = 8'b0000 0100;
   11:
              count = 8'b0000 0010;
   13:
              count = 8'b0000 0001;
   default:
                 count = 8'b0000 0000;
  endcase
endmodule
module t_Prob_6_48b ();
 wire [7: 0] count;
 reg clk, reset b;
 Prob_6_48b M0 (count, clk, reset_b);
 initial #180 $finish;
 initial begin clk = 0; forever #5 clk = \simclk; end
 initial begin reset b = 0; #2 reset b = 1; end
endmodule
```




#### 6.49

```
// Behavioral description of a 4-bit universal shift register
// Fig. 6.7 and Table 6.3
module Shift_Register_4_beh (
                                      // V2001, 2005
 output reg [3: 0] A_par,
                                   // Register output
 input
              [3: 0] I par,
                                   // Parallel input
 input
                               // Select inputs
                 s1, s0,
          MSB in, LSB in, // Serial inputs
                            // Clock and Clear
          CLK, Clear
);
 always @ (posedge CLK, negedge Clear) // V2001, 2005
  if (~Clear) A par <= 4'b0000;
  else
   case ({s1, s0})
    2'b00: A_par <= A_par;
                                   // No change
    2'b01: A_par <= {MSB_in, A_par[3: 1]};
                                                 // Shift right
    2'b10: A_par <= {A_par[2: 0], LSB_in};
                                                 // Shift left
    2'b11: A par <= I par;
                               // Parallel load of input
   endcase
endmodule
```

```
// Test plan:
// test reset action load
// test parallel load
// test shift right
// test shift left
// test circulation of data
// test reset on the fly
module t_Shift_Register_4_beh ();
                      // Select inputs
 reg s1, s0,
   MSB_in, LSB_in,
                          // Serial inputs
                  // Clock and Clear
    clk, reset b;
 reg [3: 0] I_par; // Parallel input
 wire [3: 0] A_par;
                          // Register output
 Shift_Register_4_beh M0 (A_par, I_par,s1, s0, MSB_in, LSB_in, clk, reset_b);
 initial #200 $finish;
 initial begin clk = 0; forever #5 clk = ~clk; end
 initial fork
  // test reset action load
  #3 reset b = 1;
  #4 reset b = 0;
  #9 reset b = 1;
  // test parallel load
  #10 I_par = 4'hA;
  #10 {s1, s0} = 2'b11;
  // test shift right
  #30 MSB in = 1'b0;
  #30 \{s1, s0\} = 2'b01;
  // test shift left
  #80 LSB in = 1'b1;
  #80 \{s1, s0\} = 2'b10;
  // test circulation of data
  #130 \{s1, s0\} = 2'b11;
  #140 \{s1, s0\} = 2'b00;
  // test reset on the fly
  #150 \text{ reset b} = 1'b0;
  #160 \text{ reset } b = 1'b1;
  #160 \{s1, s0\} = 2'b11;
 join
```

endmodule



### **6.50** (a) See problem 6.27.

```
module Prob 8 50a (output reg [2: 0] count, input clk, reset b);
  always @ (posedge clk, negedge reset b)
    if (!reset b) count <= 0;
    else case (count)
     3'd0: count <= 3'd1;
     3'd1: count <= 3'd2;
     3'd2: count <= 3'd3;
     3'd3: count <= 3'd4;
     3'd4: count <= 3'd5;
     3'd5: count <= 3'd6;
     3'd4: count <= 3'd6;
     3'd6: count <= 3'd0;
     default: count <= 3'd0;
    endcase
 endmodule
 module t Prob 8 50a;
  wire [2: 0] count;
  reg clock, reset_b ;
  Prob 8 50a M0 (count, clock, reset b);
  initial #130 $finish;
  initial begin clock = 0; forever #5 clock = ~clock; end
  initial fork
       reset b = 0;
   #2 reset b = 1;
   #40 reset b = 0;
   #42 reset b = 1;
  join
 endmodule
                                                                                              120
Name
clock
reset b
count[2:0]
```

```
(b) See problem 6.28.
module Prob 8 50b (output reg [2: 0] count, input clk, reset b);
 always @ (posedge clk, negedge reset b)
  if (!reset b) count <= 0;
  else case (count)
   3'd0: count <= 3'd1;
   3'd1: count <= 3'd2;
   3'd2: count <= 3'd4;
   3'd4: count <= 3'd6;
   3'd6: count <= 3'd0;
   default: count <= 3'd0;
  endcase
endmodule
module t Prob 8 50b;
 wire [2: 0] count;
 reg clock, reset b;
 Prob 8 50b M0 (count, clock, reset b);
 initial #100 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial fork
     reset b = 0;
  #2 reset b = 1;
  #40 reset b = 0;
  #42 reset b = 1;
 join
endmodule
                                                                                        90
                                         30
      reset b
     clock
                   0
                                 2
                                         4
                                              6
                                                  0
                                                                2
                                                                        4
                                                                                6
                                                                                       0
                                                                                             1
      count[2:0]
module Seq Detector Prob 5 51 (output detect, input bit in, clk, reset b);
 reg [2: 0] sample_reg;
 assign detect = (sample reg == 3'b111);
 always @ (posedge clk, negedge reset b) if (reset b ==0) sample reg <= 0;
  else sample reg <= {bit in, sample reg [2: 1]};
endmodule
module Seq_Detector_Prob_5_45 (output detect, input bit_in, clk, reset_b);
parameter S0 = 0, S1 = 1, S2 = 2, S3 = 3;
reg [1: 0] state, next_state;
assign detect = (state == S3);
always @ (posedge clk, negedge reset b)
if (reset b == 0) state <= S0; else state <= next state;
```

6.51

always @ (state, bit in) begin

next\_state = S0; case (state)

```
0:
           if (bit in) next state = S1; else state = S0;
   1:
           if (bit_in) next_state = S2; else next_state = S0;
   2:
           if (bit_in) next_state = S3; else state = S0;
           if (bit_in) next_state = S3; else next_state = S0;
   3:
   default:
              next_state = S0;
  endcase
 end
endmodule
module t_Seq_Detector_Prob_6_51 ();
 wire detect 45, detect 51;
 reg bit_in, clk, reset_b;
 Seq_Detector_Prob_5_51 M0 (detect_51, bit_in, clk, reset_b);
 Seq_Detector_Prob_5_45 M1 (detect_45, bit_in, clk, reset_b);
initial #350$finish;
 initial begin clk = 0; forever #5 clk = ~clk; end
 initial fork
       reset b = 0;
  #4 reset_b = 1;
  #10 bit_in = 1;
  #20 bit_in = 0;
  #30 bit in = 1;
  #50 bit in = 0;
  #60 bit_in = 1;
  #100 \text{ bit in} = 0;
 join
endmodule
                                                                                   120
     Name
     clk
      reset_b
      bit in
      detect_51
```

The circuit using a shift register uses less hardware.

detect\_45

### Chapter 7

**7.1** (a) 
$$8 \text{ K x } 32 = 2^{13} \text{ x } 16$$

$$A = 13$$
  $D = 16$ 

**(b)** 
$$2 G \times 8 = 2^{31} \times 8$$

$$A = 31$$
  $D = 8$ 

(c) 
$$16 \text{ M x } 32 = 2^{24} \text{ x } 32$$
  $A = 24$ 

$$A = 24$$
  $D = 32$ 

**(d)** 
$$256 \text{ K x } 64 = 2^{18} \text{ x } 64$$

$$A = 18$$
  $D = 64$ 

(e)

(a) 
$$2^{13}$$
 (b)  $2^{31}$  (c)  $2^{26}$  (d)  $2^{21}$ 

(c) 
$$2^{26}$$


(d) 
$$2^{21}$$

7.3 
$$723 = 512 + 128 + 64 + 16 + 2 + 1$$

$$3451 = 2048 + 1024 + 256 + 64 + 32 + 16 + 8 + 2 + 1$$

Address:  $10\ 1101\ 0011 = 2D3_{16}$ Data:  $0000\ 1101\ 0111\ 1011 = 0D7B_{16}$ 

 $f_{CPU} = 100 \text{ MHz}, T_{CPU} = 1/f_{CPU} = 10^{-8} \text{ Hz}^{-1} = 10 \text{ x } 10^{-9} \text{ Hz}^{-1} = 10 \text{ ns}$ 7.4



7.5

// Testing the memory of HDL Example 7.1.

module t\_memory ();

Enable, ReadWrite; reg

reg [3: 0] Dataln;

reg [5: 0] Address;

wire [3: 0] DataOut;

memory M0 (Enable, ReadWrite, Address, DataIn, DataOut);

initial #200 \$finish;

initial begin


Enable = 0; ReadWrite = 0; Address = 3; DataIn = 5;

repeat (8) #5 Enable = ~Enable;


end

initial begin

```
#10 Address = 43; DataIn = 10;
  #10 ReadWrite = 1;
  #10 Address = 0;
 end
 initial
  $monitor ("E = %b RW = %b Add = %b D in = %b D out = %b T = %d",
   Enable, ReadWrite, Address, DataIn, DataOut, $time);
 wire mem0 = M0.Mem[0];
 wire mem1 =M0.Mem[1];
 wire mem2 =M0.Mem[2];
 wire mem3 =M0.Mem[3];
 wire mem4 =M0.Mem[4];
 wire mem5 =M0.Mem[5];
 wire mem40 =M0.Mem[40];
 wire mem41 =M0.Mem[41];
 wire mem42 =M0.Mem[42];
 wire mem43 =M0.Mem[43];
 wire mem44 =M0.Mem[44];
 wire mem45 =M0.Mem[45];
endmodule
//Read and write operations of Mem
//Mem size is 64 words of 4 bits each.
module memory (Enable, ReadWrite, Address, DataIn, DataOut);
 input Enable, ReadWrite;
 input [3: 0] Dataln;
 input
         [5: 0] Address;
 output [3:0] DataOut;
 reg [3: 0] DataOut;
 reg [3: 0] Mem [0: 63];
                                //64 x 4 Mem
 always @ (Enable or ReadWrite)
  if (Enable)
   if (ReadWrite) DataOut = Mem[Address];
                                              //Read
   else Mem[Address] = DataIn;
                                       //Write
  else DataOut = 4'bz;
                                 //High impedance state
endmodule
```







8 Data output lines

7.7 (a) 
$$16 \text{ K} = 2^{14} = 2^7 \text{ x } 2^7 = 128 \text{ x } 128$$

Each decoder is  $7 \times 128$ 

Decoders require 256 AND gates, each with 7 inputs

**(b)** 
$$6,000 = 0101110_{1110000}$$
  
 $x = 46$   $y = 112$ 

- 7.8 (a) 256 K / 32 K = 8 chips
  - **(b)** 256 K =  $2^{18}$  (18 address lines for memory); 32 K = 215 (15 address pins / chip)
  - (c) 18 15 = 3 lines; must decode with  $3 \times 8$  decoder
- 7.9 13 + 12 = 25 address lines. Memory capacity =  $2^{25}$  words.

**7.10** 01011011 = 1 2 3 4 5 6 7 8 9 10 11 12 13 
$$P_1 P_2 0 P_4 1 0 1 P_8 1 0 1 1 P_{13}$$

$$P_1 = Xor \text{ of bits } (3, 5, 7, 9, 11) = 0, 1, 1, 1, 1 = 0$$
 (Note: even # of 0s)

 $P_2 = Xor of bits (3, 6, 7, 10, 11) = 0, 0, 1, 0, 1 = 0$ 

$$P_4 = Xor \text{ of bits } (5, 6, 7, 12) = 1, 0, 1, 1 = 1$$
 (Note: odd # of 0s)

 $P_8$ = Xor of bits (9, 10, 11, 12) = 1, 0, 1, 1, = 1

Composite 13-bit code word: 0001 1011 1011 1

7.11 
$$11001001010 = 1 \ 2 \ 3 \ 4 \ 5 \ 6 \ 7 \ 8 \ 9 \ 10 \ 11 \ 12 \ 13 \ 14 \ 15$$
  
 $P_1 \ P_2 \ 1 \ P_4 \ 1 \ 0 \ 0 \ P_8 \ 1 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0$ 

$$P_1 = Xor of bits (3, 5, 7, 9, 11, 13, 15) = 1, 1, 0, 1, 0, 0, 0 = 1$$
 (Note: odd # of 0s)  $P_2 = Xor of bits (3, 6, 7, 10, 11, 14, 15) = 1, 0, 0, 0, 0, 1, 0 = 0$  (Note: even # of 0s)

 $P_4 = Xor of bits (5, 6, 7, 12, 13, 14, 15) = 1, 0, 0, 1, 0, 1, 0 = 1$ 

 $P_8$ = Xor of bits (9, 10, 11, 12, 13, 14, 15) = 1, 0, 0, 1, 0, 1, 0 = 1

Composite 15-bit code word: 101 110 011 001 010

$$C_1(1, 3, 5, 7, 9, 11) = 0, 0, 1, 1, 1, 1 = 0$$
  
 $C_2(2, 3, 6, 7, 10, 11) = 0, 0, 1, 1, 0, 1 = 1$   
 $C_4(4, 5, 6, 7, 12) = 0, 1, 1, 1, 0 = 1$   
 $C_8(8, 9, 10, 11, 12) = 0, 1, 0, 1, 0 = 0$ 

$$C = 0110$$

Error in bit 6.

Correct data: 0101 1010

$$C_1(1, 3, 5, 7, 9, 11) = 1, 1, 1, 0, 0, 1 = 0$$
  
 $C_2(2, 3, 6, 7, 10, 11) = 0, 1, 0, 0, 1, 1 = 1$   
 $C_4(4, 5, 6, 7, 12) = 1, 1, 0, 0, 0 = 0$   
 $C_8(8, 9, 10, 11, 12) = 0, 0, 1, 1, 0 = 0$ 

```
C = 0010
```

Error in bit 2 = Parity bit  $P_2$ .

$$C = 0000$$
 )No errors)

$$C_1(1, 3, 5, 7, 9, 11) = 1, 1, 1, 0, 0, 1 = 0$$

$$C_2(2, 3, 6, 7, 10, 11) = 0, 1, 0, 0, 1, 1 = 1$$

$$C_4(4, 5, 6, 7, 12) = 1, 1, 0, 0, 0 = 0$$

$$C_8$$
 (8, 9, 10, 11, 12) = 0, 0, 1, 1, 0 = 0

3 5 6 7 9 10 11 12 1 1 1 1 0 1 0 0 Correct 8-bit data:

7.13 (a) 16-bit data (From Table 7.2): 5 Check bits

1 bit

6 parity bits

**(b)** 32-bit data (From Table 7.2): 6 Check bits

1 bit

7 parity bits

(6) 16-bit data (From Table 7.2): 5 Check bits

1 bit

6 parity bits

$$P_1 = Xor(3, 5, 7) = 0, 0, 0 = 1$$
  
 $P_2 = Xor(3, 6, 7) = 0, 1, 0 = 0$ 

 $P_4 = Xor(5, 6, 7) = 0, 1, 0 = 1$ 

7-bit word: 0101010

(b) No error:

$$C_1 = Xor(1, 3, 5, 7) = 0, 0, 0, 0 = 0$$

$$C_2 = Xor(2, 3, 6, 7) = 1, 0, 1, 0 = 0$$

$$C_4 = Xor(4, 5, 6, 7) = 1, 0, 1, 0 = 0$$

$$C_1 = Xor(0, 0, 1, 0) = 1$$

$$C_2 = Xor(1, 0, 1, 0) = 0$$

$$C_4 = Xor(1, 1, 1, 0) = 1$$

Error in bit 5: C = 101

(d) 8-bit word 1 2 3 4 5 6 7 8 0 1 0 1 0 1 0 1

Error in bits 2 and 5: 0 0 0 1 1 1 0 1

 $C_1 = Xor(0, 0, 1, 0) = 1$ 


 $C_2 = Xor(0, 0, 1, 0) = 1$ 

C4 = Xor(1, 1, 1, 0) = 1

P = 0

 $C = (1, 1, 1) \neq 0$  and P = 0 indicates double error.


7.15



Note: Outputs must be wired-OR or three-state outputs.

7.16

Note: 
$$4096 = 2^{12}$$



16 inputs + 8 outputs requires a 24-pin IC.

7.18 (a)  $256 \times 8$  (b)  $512 \times 5$  (c)  $1024 \times 4$  (d)  $32 \times 7$ 


Input Address	Output	of ROM		
$I_5 I_4 I_3 I_2 I_1$	$D_6 D_5 D_4$	$D_{3}D_{2}D_{1}$	$D_0(2^0)$	Decimal
00000	000	0 0 0	0, 1	0, 1
$0\ 0\ 0\ 0\ 1$	0 0 0	0 0 1	0, 1	2, 3
	•••		•••	• • •
	•••			
$0\ 1\ 0\ 0\ 0$	0 0 1	0 1 1	0, 1	16, 17
$0\ 1\ 0\ 0\ 1$	0 0 1	100	0, 1	18, 19
			•••	•••
11110	1 1 0	000	0, 1	60, 61
11111	1 1 0	0 0 1	0, 1	62, 63

- **7.18** (a) 8 inputs 8 outputs  $2^8 \times 8 = 256 \times 8 \text{ ROM}$ 
  - **(b)** 9 inputs 5 outputs  $2^9 \times 5$  512 x 5 ROM

(c) 10 inputs 4 outputs  $2^{10}$  x 4 1024 x 4 ROM

(d) 5 inputs 7 outputs  $2^5 \times 7 = 32 \times 7 \text{ ROM}$ 

7.19




7.20

Inputs	Outputs	
хуг	A, B, C, D	
0 0 0	1101	
0 0 1	0111	M[001] = 0111
010	0000	
0 1 1	1000	
100	1001	M[100] = 1001
101	0 0 1 1	
1 1 0	1100	
1 1 1	0101	


 $T \quad C \quad T \quad T$ 

#### 7.21 Note: See truth table in Fig. 7.12(b).



- 11


Dec	cimal	w	X	у	Z	$b_7$	$b_6$	b <sub>5</sub>	$b_4$	$b_3$	$b_2$	$b_1$	$b_0$	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	
1	1	0	0	0	1	0	0	0	0	0	0	0	1	
2	4	0	0	1	0	0	0	0	0	0	1	0	0	
3	9	0	0	1	1	0	0	0	0	1	0	0	1	
4	16	0	1	0	0	0	0	0	1	0	0	0	0	
5	25	0	1	0	1	0	0	0	1	1	0	0	1	Note: $b_0 = z$ , and $b_1 = 0$ .
6	36	0	1	1	0	0	0	1	0	0	1	0	0	ROM would have 4 inputs
7	49	0	1	1	1	0	0	1	1	0	0	0	1	and 6 outputs. A 4 x 8
8	64	1	0	0	0	0	1	0	0	0	0	0	0	ROM would waste two
9	81	1	0	0	1	0	1	0	1	0	0	0	1	outputs.
10	100	1	0	1	0	0	1	1	0	0	1	0	0	•
11	121	1	0	1	1	0	1	1	1	1	0	0	1	
12	144	1	1	0	0	1	0	0	1	0	0	0	0	
13	169	1	1	0	1	1	0	1	0	1	0	0	1	
14	196	1	1	1	0	1	1	0	0	0	1	0	0	
15	225	1	1	1	1	1	1	1	0	0	0	0	1	



7.23


From Fig. 4-3:			et Inputs	Outp	
w = A + BC + BD		term	ABCD	$F_1 F_2 F$	$F_3 F_4$
w' = A'B' + A'C'D'	A	1	1	1 -	
x = B'C + B'D + BC'D'	BC	2	- 11 -	1 1	
x' = B'C'D' + BC BD	BD	3	- 1 - 1	1 1	
y = CD + C'D'	B'C'D'	4	- 0 0 0	- 1	
y' = C'D + CD'	CD	5	1 1		1 -
z = D'	C'D'	6	0 0		1 -
z' = D	D'	7	0		- 1
Use $w$ , $x'$ , $y$ , $z$ (7 terms)				TC	$\overline{T}$ $T$

	AND	
Produc	t Inputs	
term	ABCD	Outputs
1	1	
2	- 11 -	w = A + BC + BD
3	- 1 - 1	
4	- 0 1 -	
5	- 0 - 1	x = B'C + B'D + BC'D'
6	- 1 0 0	
7	1 1	
8	0 0	y = CD + C'D'
_ 9		
10	0	
11		z = D'
12		



7.25

$$A = yz' + xz' + x'y'z$$



# AND Product Inputs

	term	хугА	Outputs
•	1 2	- 1 0 - 1 - 0 -	A = yz' + xz' + x'y'z
	3	0 0 1 -	
	4	0 0	
	5	11	B = x'y' + xy + yz
	6	0 1 1 -	
	7	0 1	
	8	1 1 1 -	C = A + xyz
	9	0	
	10	0 - 1 -	
	11	01	D = z + x'y
	12		

$$A = yz' + xz' + x'y'z$$


$$B = x'y' + xy + yz$$

$$C = A + xyz$$

$$D = z + x'y$$

$\searrow yz$			<i>y</i>				
x	00	01	11	10			
0	<sup>m</sup> <sub>0</sub> 1	1	1	0			
$x \left[ \begin{array}{c} 1 \end{array} \right]$	0	0	1	1			
z							
B = x'y' + xy + yz							

	$\sqrt{yz}$			y			
	x	00	01	11	10		
	0	0	1	1	1		
x	1	0	m <sub>5</sub>	1	0		
	D = z + x'y						




7.27

The results of Prob. 6.17 can be used to develop the equations for a three-bit binary counter with D-type flip-flops.


$$\begin{aligned} DA_0 &= A'_0 \\ DA_1 &= A'_1 A_0 + A_1 A'_0 \\ DA_2 &= A'_2 A_1 A_0 + A_2 A'_1 + A_2 A'_0 \end{aligned}$$

$$C_{out} = A_2 A_1 A_0$$



www.Mohandesyar.com






I	Produc	t Inputs	Output
	term	x y A	$D_{\!\scriptscriptstyle A}$
x'y'A	1	0 0 1	1
x'yA'	2	0 1 0	1
xy'A'	3	1 0 0	1
xyA	4	1 1 1	1


#### **CHAPTER 8**

- **8.1 (a)** The transfer and increment occur concurrently, i.e., at the same clock edge. After the transfer, *R2* holds the contents that were in *R1* before the clock edge, and *R2* holds its previous value incremented by 1.
  - **(b)** Decrement the content of R3 by one.
  - (c) If  $(S_1 = 1)$ , transfer content of R1 to R0. If  $(S_1 = 0 \text{ and } S_2 = 1)$ , transfer content of R2 to R0.


8.2



8.3




8.4



8.5 The operations specified in a flowchart are executed sequentially, one at a time. The operations specified in an ASM chart are executed concurrently for each ASM block. Thus, the operations listed within a state box, the operations specified by a conditional box, and the transfer to the next state in each ASM block are executed at the same clock edge. For example, in Fig. 8.5 with *Start* = 1 and Flag = 1, signal *Flush\_R* is asserted. At the clock edge the state moves to *S\_2*, and register *R* is flushed.

8.6

Note: In practice, the asynchronous inputs x and y should be synchronized to the clock to avoid metastable conditons in the flip-flops..



Note: To avoid counting a person more than once, the machine waits until x or y is deasserted before incrementing or decrementing the counter. The machine also accounts for persons entering and leaving simultaneously.


#### 8.7 RTL notation:

S0: Initial state: if (start = 1) then  $(RA \leftarrow \text{data } A, RB \leftarrow \text{data } B, \text{ go to } S1)$ .

S1: {Carry, RA}  $\leftarrow RA + (2$ 's complement of RB), go to S2.


S2: If (borrow = 0) go to S0. If (borrow = 1) then  $RA \leftarrow$  (2's complement of RA), go to S0.

Block diagram and ASMD chart:




```
assign
             borrow = carry;
 assign result = RA;
 always @ (posedge clock, negedge reset b)
  if (!reset b) begin carry <= 1'b0; RA <= 8'b0000 0000; RB <= 8'b0000 0000; end
  else begin
   if (Load A B) begin RA <= data A; RB <= data B; end
   else if (Subtract) {carry, RA} <= RA + ~RB + 1;
   // In the statement above, the math of the LHS is done to the wordlength of the LHS
   // The statement below is more explicit about how the math for subtraction is done:
   // else if (Subtract) {carry, RA} <= {1'b0, RA} + {1'b1, ~RB} + 9'b0000_0001;
   // If the 9-th bit is not considered, the 2s complement operation will generate a carry bit,
   // and borrow must be formed as borrow = ~carry.
   else if (Convert) RA <= ~RA + 8'b0000 0001;
  end
endmodule
// Test plan - Verify;
// Power-up reset
// Subtraction with data A > data B
// Subtraction with data_A < data B
// Subtraction with data A = data B
// Reset on-the-fly: left as an exercise
module t_Subtractor_P8_7;
 wire
                done:
 wire
        [7:0]
                result;
 reg
         [7: 0] data A, data B;
                start, clock, reset b;
 reg
 Subtractor P8 7 M0 (done, result, data A, data B, start, clock, reset b);
 initial #200 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial fork
   reset b = 0;
   #2 \text{ reset b} = 1;
  #90 reset b = 1;
  #92 reset b = 1;
 join
 initial fork
  #20 \text{ start} = 1;
  #30 \text{ start} = 0;
  #70 \text{ start} = 1:
  #110 \text{ start} = 1;
 ioin
 initial fork
  data A = 8'd50;
  data B = 8'd20;
  #50 data A = 8'd20;
  #50 \text{ data } B = 8'd50;
  #100 data A = 8'd50;
  #100 data B = 8'd50;
 join
```

endmodule



#### **8.8** RTL notation:

S0: if (start = 1)  $AR \leftarrow$  input data,  $BR \leftarrow$  input data, go to S1. S1: if (AR [15]) = 1 (sign bit negative) then  $CR \leftarrow AR$ (shifted right, sign extension). else if (positive non-zero) then (Overflow  $\leftarrow BR([15] \oplus [14])$ ,  $CR \leftarrow BR$ (shifted left) else if (AR = 0) then  $(CR \leftarrow 0)$ .




module Prob\_8\_8 (output done, input [15: 0] data\_AR, data\_BR, input start, clock, reset\_b);

```
Controller_P8_8 M0 (
Ld_AR_BR, Div_AR_x2_CR, Mul_BR_x2_CR, Clr_CR, done, start, AR_lt_0, AR_gt_0, AR_eq_0, clock, reset_b
);

Datapath_P8_8 M1 (
Overflow, AR_lt_0, AR_gt_0, AR_eq_0, data_AR, data_BR, Ld_AR_BR, Div_AR_x2_CR, Mul_BR_x2_CR, Clr_CR, clock, reset_b
);
endmodule
```

```
module Controller P8 8 (
 output reg Ld AR BR, Div AR x2 CR, Mul BR x2 CR, Clr CR,
 output done, input start, AR It 0, AR gt 0, AR eq 0, clock, reset b
 parameter S0 = 1'b0, S1 = 1'b1;
 reg state, next state;
 assign done = (state == S0);
 always @ (posedge clock, negedge reset_b)
  if (!reset b) state <= S0; else state <= next state;</pre>
 always @ (state, start, AR_It_0, AR_gt_0, AR_eq_0) begin
  Ld AR BR = 0;
  Div AR x2 CR = 0;
  Mul BR x2 CR = 0;
  CIr CR = 0;
  case (state)
   S0:
           if (start) begin Ld AR BR = 1; next state = S1; end
   S1:
           begin
             next state = S0;
             if (AR_lt_0) Div_AR_x2_CR = 1;
             else if (AR_gt_0) Mul_BR_x2 CR = 1;
             else if (AR eq 0) Clr CR = 1;
           end
   default: next state = S0;
  endcase
 end
endmodule
module Datapath P8 8 (
 output reg Overflow, output AR_It_0, AR_gt_0, AR_eq_0, input [15: 0] data_AR, data_BR,
 input Ld_AR_BR, Div_AR_x2_CR, Mul_BR_x2_CR, Clr_CR, clock, reset_b
);
 reg [15: 0] AR, BR, CR;
 assign
          AR It 0 = AR[15];
           AR gt 0 = (!AR[15]) && (|AR[14:0]); // Reduction-OR
 assign
 assign
         AR eq 0 = (AR == 16'b0);
 always @ (posedge clock, negedge reset b)
  if (!reset b) begin AR <= 8'b0; BR <= 8'b0; CR <= 16'b0; end
  else begin
   if (Ld_AR_BR) begin AR <= data_AR; BR <= data_BR; end</pre>
   else if (Div_AR_x2_CR) CR <= {AR[15], AR[15:1]}; // For compiler without arithmetic right shift
   else if (Mul BR x2 CR) {Overflow, CR} <= (BR << 1);
   else if (Clr CR) CR <= 16'b0;
  end
endmodule
// Test plan – Verify;
// Power-up reset
// If AR < 0 divide AR by 2 and transfer to CR
// If AR > 0 multiply AR by 2 and transfer to CR
// If AR = 0 clear CR
// Reset on-the-fly
```

```
module t Prob P8 8;
 wire
            done;
 reg [15: 0] data AR, data BR;
            start, clock, reset b;
 reg [15: 0] AR mag, BR mag, CR mag; // To illustrate 2s complement math
// Probes for displaying magnitude of numbers
 always @ (M0.M1.AR)
                                 // Hierarchical dereferencing
  if (M0.M1.AR[15]) AR mag = ~M0.M1.AR+ 16'd1; else AR mag = M0.M1.AR;
 always @ (M0.M1.BR)
  if (M0.M1.BR[15]) BR mag = \sim M0.M1.BR+ 16'd1; else BR mag = M0.M1.BR;
 always @ (M0.M1.CR)
  if (M0.M1.CR[15]) CR mag = ~M0.M1.CR + 16'd1; else CR mag = M0.M1.CR;
 Prob 8 8 M0 (done, data AR, data BR, start, clock, reset b);
 initial #250 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial fork
      reset b = 0;
                      // Power-up reset
   #2 \text{ reset b} = 1;
  #50 reset b = 0; // Reset on-the-fly
  #52 \text{ reset b} = 1;
  #90 \text{ reset\_b} = 1;
  #92 reset b = 1;
 join
 initial fork
  #20 \text{ start} = 1;
  #30 \text{ start} = 0;
  #70 \text{ start} = 1;
  #110 \text{ start} = 1;
 join
 initial fork
  data AR = 16'd50;
                        // AR > 0
  data BR = 16'd20;
                          // Result should be 40
  #50 data AR = 16'd20;
  #50 data BR = 16'd50; // Result should be 100
  #100 data AR = 16'd50;
  #100 data BR = 16'd50;
  #130 data AR = 16'd0; // AR = 0, result should clear CR
  #160 data AR = -16'd20; // AR < 0, Verilog stores 16-bit 2s complement
  #160 data BR = 16'd50;// Result should have magnitude10
  #190 data AR = 16'd20; // AR < 0, Verilog stores 16-bit 2s complement
  #190 data BR = 16'hffff;// Result should have overflow
 join
endmodule
```




```
8.9
```

```
Design equations:
D_{S idle} = S 2 + S idle Start'
D_{S_1} = S_1 = 
D_{S,2} = A2 A3 S 1
HDL description:
module Prob 8 9 (output E, F, output [3: 0] A, output A2, A3, input Start, clock, reset b);
 Controller Prob 8 9 M0 (set E, clr E, set F, clr A F, incr A, Start, A2, A3, clock, reset b);
 Datapath_Prob_8_9 M1 (E, F, A, A2, A3, set_E, clr_E, set_F, clr_A_F, incr_A, clock, reset_b);
endmodule
// Structural version of the controller (one-hot)
// Note that the flip-flop for S_idle must have a set input and reset_b is wire to the set
// Simulation results match Fig. 8-13
module Controller Prob 8 9 (
  output set E, clr E, set F, clr A F, incr A,
  input
                       Start, A2, A3, clock, reset b
);
  wire
                       D S idle, D S 1, D S 2;
                        q_S_idle, q_S_1, q_S_2;
  wire
  wire
                       w0, w1, w2, w3;
  wire [2:0]
                                state = {q_S_2, q_S_1, q_S_idle};
  // Next-State Logic
  or (D_S_idle, q_S_2, w0);
                                                                        // input to D-type flip-flop for q S idle
  and (w0, q_S_idle, Start_b);
  not (Start_b, Start);
  or (D S 1, w1, w2, w3);
                                                                        // input to D-type flip-flop for q S 1
  and (w1, q S idle, Start);
  and (w2, q_S_1, A2_b);
  not (A2 b, A2);
  and (w3, q S 1, A2, A3 b);
  not (A3_b, A3);
  and (D_S_2, A2, A3, q_S_1);
                                                                           // input to D-type flip-flop for q_S_2
  D_flop_S M0 (q_S_idle, D_S_idle, clock, reset_b);
  D flop M1 (q S 1, D S 1, clock, reset b);
  D_flop M2 (q_S_2, D_S_2, clock, reset_b);
  // Output Logic
  and (set_E, q_S_1, A2);
  and (clr_E, q_S_1, A2_b);
  buf (set F, q S 2);
  and (clr_A_F, q_S_idle, Start);
  buf (incr_A, q_S_1);
endmodule
module D flop (output reg q, input data, clock, reset b);
   always @ (posedge clock, negedge reset_b)
      if (!reset b) q <= 1'b0; else q <= data;
endmodule
```


```
module D flop S (output reg q, input data, clock, set b);
 always @ (posedge clock, negedge set b)
  if (!set b) q <= 1'b1; else q <= data;
endmodule
// RTL Version of the controller
// Simulation results match Fig. 8-13
module Controller Prob 8 9 (
 output reg set E, clr E, set F, clr A F, incr A,
              Start, A2, A3, clock, reset b
 parameter S idle = 3'b001, S 1 = 3'b010, S 2 = 3'b100;
                                                               // One-hot
 reg [2: 0] state, next state;
 always @ (posedge clock, negedge reset_b)
  if (!reset b) state <= S idle; else state <= next state;</pre>
 always @ (state, Start, A2, A3) begin
  set E = 1'b0;
  clr E
          = 1'b0;
  set F = 1'b0;
  clr_A_F = 1'b0;
  incr A = 1'b0;
  case (state)
              if (Start) begin next state = S 1; clr A F = 1; end
                else next state = S idle;
    S 1: begin
                   incr A = 1;
                   if (!A2) begin next state = S 1; clr E = 1; end
                   else begin
                    set E = 1;
                    if (A3) next_state = S_2; else next_state = S_1;
                   end
                 end
    S 2: begin next state = S idle; set F = 1; end
    default: next state = S idle;
  endcase
 end
endmodule
module Datapath Prob 8 9 (
 output reg E, F, output reg [3: 0] A, output A2, A3,
 input set_E, clr_E, set_F, clr_A_F, incr_A, clock, reset_b
);
 assign A2 = A[2];
 assign A3 = A[3];
 always @ (posedge clock, negedge reset_b) begin
  if (!reset b) begin E <= 0; F <= 0; A <= 0; end
  else begin
    if (set E) E <= 1;
    if (clr_E) E <= 0;
    if (set F) F <= 1;
    if (clr A F) begin A \leq 0; F \leq 0; end
    if (incr A) A \leq A + 1;
  end
 end
endmodule
```

```
// Test Plan - Verify: (1) Power-up reset, (2) match ASMD chart in Fig. 8-9 (d),
// (3) recover from reset on-the-fly
module t Prob 8 9;
 wire E, F;
 wire [3: 0] A;
 wire A2, A3;
 reg Start, clock, reset b;
 Prob 8 9 M0 (E, F, A, A2, A3, Start, clock, reset b);
 initial #500 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial begin reset b = 0; #2 reset b = 1; end
 initial fork
  #20 Start = 1;
  #40 reset b = 0;
  #62 reset b = 1;
 join
endmodule
```



```
module Prob_8_10 (input x, y, clock, reset_b);
 reg [ 1: 0]
              state, next state;
 parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10, s3 = 2'b11;
 always @ (posedge clock, negedge reset_b)
  if (reset b == 0) state <= s0; else state <= next state;
 always @ (state, x, y) begin
  next_state = s0;
  case (state)
   s0: if (x == 0) next state = s0; else next state = s1;
   s1: if (y == 0) next state = s2; else next state = s3;
   s2: if (x == 0) next_state = s0; else if (y == 0) next_state = s2; else next_state = s3;
   s3: if (x == 0) next_state = s0; else if (y == 0) next_state = s2; else next_state = s3;
  endcase
 end
endmodule
```


```
module t_Prob_8_10 ();
 reg x, y, clock, reset_b;
 Prob 8 10 M0 (x, y, clock, reset b);
 initial #150 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial fork
  reset b = 0;
  #12 \text{ reset } b = 1;
  x = 0; y = 0;
                     // Remain in s0
  #10 y = 1;
                     // Remain in s0
  #20 x = 1;
                     // Go to s1 to s3
  #40 reset b = 0;
                     // Go to s0
  #42 reset_b = 1;
                     // Go to s2 to s3
                     // Go to s2
  #60 y = 0;
  #80 y = 1;
                     // Go to s3
  #90 x = 0;
                     // Go to s0
  #100 x = 1;
                     // Go to s1
                     // Go to s2
  #110 y = 0;
  #130 x = 0;
                     // Go to s0
 join
endmodule
```



8.11 
$$D_A = A'B + Ax$$
$$D_B = A'B'x + A'By + xy$$

		next	xy		X		1
state	inputs	state	AB	00 01	11	10	•
0 0	0 0	0 0	00	$m_1$	$m_3$	$m_2$	
0 0	0 1	0.0	00				_
0 0	1 0	0 1	m	$m_5$	$m_7$	$m_6$	17
0 0	1 1	0 1	01	1 1	1	1	
			m	12 m <sub>13</sub>	m <sub>15</sub>	m <sub>14</sub>	B
0 1	0 0	1 0	11	12 13	1	1	
0 1	0 1	1 1	A				
0 1	1 0	1 0		$m_g$	m <sub>11</sub>	m <sub>10</sub>	
0 1	1 1	1 1	10		1	1	
							J
1 0	0 0	0 0			y	_	
1 0	0 1	0 0		$D_{A} =$	A'B + A	1 <i>x</i>	
1 0	1 0	1 0		A			
1 0	1 0	1 0					
1 0	1 1	1 1	AB $xy$	00 01	11		٦
1 0	1 1	1 1	AB	00 01	11	10	٦ <b>٦</b>
1 0	1 1 0 0	1 1 0 0	AB	$\begin{array}{c c} 00 & 01 \\ n_0 & m_1 \end{array}$	$m_3$	10	¬
1 0 1 1 1 1	1 1 0 0 0 1	1 1 0 0 0 0	AB	$m_0$ $m_1$	11 m <sub>3</sub>	10   m <sub>2</sub>	
1 0 1 1 1 1 1 1	1 1 0 0 0 1 1 0	1 1 0 0 0 0 1 0	AB 00	$m_0$ $m_1$ $m_2$ $m_3$	11 m <sub>3</sub> 1	10	
1 0 1 1 1 1	1 1 0 0 0 1	1 1 0 0 0 0	AB 00 "	$m_0$ $m_1$	11 m <sub>3</sub>	10   m <sub>2</sub>	
1 0 1 1 1 1 1 1	1 1 0 0 0 1 1 0	1 1 0 0 0 0 1 0	00 01	$m_0$ $m_1$ $m_2$ $m_3$	$ \begin{array}{c} 11 \\ m_3 \\ 1 \end{array} $	10   m <sub>2</sub>	
1 0 1 1 1 1 1 1	1 1 0 0 0 1 1 0	1 1 0 0 0 0 1 0	00	$m_0$ $m_1$ $m_2$ $m_3$ $m_4$ $m_5$ $m_5$	11 m <sub>3</sub> 1	$ \begin{array}{c c} 10 \\ m_2 \\ 1 \\ m_6 \end{array} $	
1 0 1 1 1 1 1 1	1 1 0 0 0 1 1 0	1 1 0 0 0 0 1 0	00 01 11 11 11 11 11 11 11 11 11 11 11 1	$m_0 = m_1$ $m_4 = m_5$ $m_{12} = m_{13}$	$ \begin{array}{c} 11 \\ m_3 \\ 1 \\ m_{7} \\ 1 \end{array} $	10 m <sub>2</sub> 1 m <sub>6</sub> m <sub>14</sub>	
1 0 1 1 1 1 1 1	1 1 0 0 0 1 1 0	1 1 0 0 0 0 1 0	00 01 11 11 11 11 11 11 11 11 11 11 11 1	$m_0$ $m_1$ $m_2$ $m_3$ $m_4$ $m_5$ $m_5$	11  m <sub>3</sub> 1  m <sub>7</sub> 1  m <sub>15</sub>	$ \begin{array}{c c} 10 \\ m_2 \\ 1 \\ m_6 \end{array} $	
1 0 1 1 1 1 1 1	1 1 0 0 0 1 1 0	1 1 0 0 0 0 1 0	AB $00$ $01$ $11$ $A$	$m_0 = m_1$ $m_4 = m_5$ $m_{12} = m_{13}$	$ \begin{array}{c} 11 \\ m_3 \\ 1 \end{array} $ $ \begin{array}{c} m_7 \\ 1 \end{array} $ $ \begin{array}{c} m_{15} \\ 1 \end{array} $	10 m <sub>2</sub> 1 m <sub>6</sub> m <sub>14</sub>	
1 0 1 1 1 1 1 1	1 1 0 0 0 1 1 0	1 1 0 0 0 0 1 0	AB $00$ $01$ $11$ $A$	$m_0 = m_1$ $m_4 = m_5$ $m_{12} = m_{13}$	11 m <sub>3</sub> 1 m <sub>7</sub> 1 m <sub>15</sub> 1	10 m <sub>2</sub> 1 m <sub>6</sub> m <sub>14</sub>	
1 0 1 1 1 1 1 1	1 1 0 0 0 1 1 0	1 1 0 0 0 0 1 0	AB $00$ $01$ $11$ $A$	$m_0 = m_1$ $m_4 = m_5$ $m_{12} = m_{13}$	$\begin{bmatrix} 11 \\ m_3 \\ 1 \end{bmatrix}$ $\begin{bmatrix} m_{7} \\ 1 \end{bmatrix}$ $\begin{bmatrix} m_{15} \\ 1 \end{bmatrix}$	$ \begin{array}{c c}  & 10 \\  & m_2 \\  & 1 \end{array} $ $ \begin{array}{c c}  & m_{6} \\  & m_{14} \end{array} $	


8.12 Modify the counter in Fig. 6.12 to add a signal, Clear, to clear the counter synchronously, as shown in the circuit diagram below.



```
module Counter_4bit_Synch_Clr (output [3: 0] A, output next_stage, input Count_enable, Clear, CLK);
 wire A0, A1, A2, A3;
 assign A[3: 0] = \{A3, A2, A1, A0\};
 JK_FF M0 (A0, J0, K0, CLK);
 JK_FF M1 (A1, J1, K1, CLK);
 JK_FF M2 (A2, J2, K2, CLK);
 JK_FF M3 (A3, J3, K3, CLK);
 not (Clear_b, Clear);
 and (J0, Count_enable, Clear_b);
 and (J1, J0, A0);
 and (J2, J1, A1);
 and (J3, J2, A2);
 or (K0, Clear, J0);
 or (K1, Clear, J1);
 or (K2, Clear, J2);
 or (K3, Clear, J3);
 and (next_stage, A3, J3);
```

endmodule

```
module JK FF (output reg Q, input J, K, clock);
 always @ (posedge clock)
  case ({J,K})
   2'b00: Q <= Q;
   2'b01: Q <= 0;
   2'b10: Q <= 1;
   2'b11: Q <= ~Q;
  endcase
endmodule
module t Counter 4bit Synch Clr ();
 wire [3: 0] A;
 wire next stage;
 reg Count_enable, Clear, clock;
 Counter 4bit Synch Clr M0 (A, next stage, Count enable, Clear, clock);
 initial #300 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial fork
  Clear = 1;
  Count enable = 0;
  #12 Clear = 0;
  #20 Count enable = 1;
  #180 Clear = 1;
  #190 Clear = 0;
  #230 Count enable = 0;
 join
endmodule
```



```
8.13
```


```
// Structural description of design example (Fig. 8-10, 8-12)
module Design_Example_STR

( output [3:0] A,
    output E, F,
    input Start, clock, reset_b
);
```

```
Controller_STR M0 (clr_A_F, set_E, clr_E, set_F, incr_A, Start, A[2], A[3], clock, reset_b );
 Datapath_STR M1 (A, E, F, clr_A_F, set_E, clr_E, set_F, incr_A, clock);
endmodule
module Controller_STR
(output clr A F, set E, clr E, set F, incr A,
 input Start, A2, A3, clock, reset b
);
 wire
          G0, G1;
 parameter S idle = 2'b00, S 1 = 2'b01, S 2 = 2'b11;
 wire
          w1, w2, w3;
 not (G0_b, G0);
 not (G1_b, G1);
 buf (incr A, w2);
 buf (set_F, G1);
 not (A2_b, A2);
 or (D_G0, w1, w2);
 and (w1, Start, G0 b);
 and (clr A F, G0 b, Start);
 and (w2, G0, G1_b);
 and (set E, w2, A2);
 and (clr_E, w2, A2_b);
 and (D_G1, w3, w2);
 and (w3, A2, A3);
 D_flip_flop_AR M0 (G0, D_G0, clock, reset_b);
 D_flip_flop_AR M1 (G1, D_G1, clock, reset_b);
endmodule
// datapath unit
module Datapath STR
( output [3: 0] A,
 output E, F,
 input
          clr_A_F, set_E, clr_E, set_F, incr_A, clock
);
 JK_flip_flop_2 M0 (E, E_b, set_E, clr_E, clock);
 JK_flip_flop_2 M1 (F, F_b, set_F, clr_A_F, clock);
 Counter 4 M2 (A, incr A, clr A F, clock);
endmodule
module Counter 4 (output reg [3: 0] A, input incr, clear, clock);
 always @ (posedge clock)
              A \le 0; else if (incr) A \le A + 1;
  if (clear)
endmodule
module D_flip_flop_AR (Q, D, CLK, RST);
 output Q;
 input D, CLK, RST;
 reg Q;
 always @ (posedge CLK, negedge RST)
  if (RST == 0) Q <= 1'b0;
  else Q <= D;
endmodule
module JK_flip_flop_2 (Q, Q_not, J, K, CLK);
```

```
output Q, Q_not;
 input J, K, CLK;
 reg Q;
 assign Q not = ~Q
 always @ (posedge CLK)
  case ({J, K})
   2'b00: Q <= Q;
   2'b01: Q <= 1'b0;
   2'b10: Q <= 1'b1;
   2'b11: Q <= ~Q;
  endcase
endmodule
module t_Design_Example_STR;
          Start, clock, reset_b;
 wire [3: 0] A;
 wire
          E, F;
 wire [1:0] state_STR = {M0.M0.G1, M0.M0.G0};
 Design_Example_STR M0 (A, E, F, Start, clock, reset_b);
 initial #500 $finish;
 initial
  begin
   reset b = 0;
   Start = 0;
   clock = 0;
   #5 reset b = 1; Start = 1;
   repeat (32)
    begin
     #5 clock = ~ clock;
    end
  end
 initial
 $monitor ("A = %b E = %b F = %b time = %0d", A, E, F, \pm0;
endmodule
```

The simulation results shown below match Fig. 8.13.



8.14 assignment to next state. The default assignment forces the state to S idle, so the machine recovers from the condition.


```
8.15
          Modify the test bench to insert a reset event and extend the clock.
```

// RTL description of design example (see Fig.8-11)

next state = S idle;

```
module Design_Example_RTL (A, E, F, Start, clock, reset_b);
 // Specify ports of the top-level module of the design
 // See block diagram Fig. 8-10
 output [3: 0]
 output
                  E, F;
 input
                  Start, clock, reset_b;
 // Instantiate controller and datapath units
 Controller_RTL M0 (set_E, clr_E, set_F, clr_A_F, incr_A, A[2], A[3], Start, clock, reset_b);
 Datapath_RTL M1 (A, E, F, set_E, clr_E, set_F, clr_A_F, incr_A, clock);
endmodule
module Controller RTL (set E, clr E, set F, clr A F, incr A, A2, A3, Start, clock, reset b);
 output reg set E, clr E, set F, clr A F, incr A;
           Start, A2, A3, clock, reset b;
 reg [1:0] state, next state;
 parameter S_idle = 2'b00, S_1 = 2'b01, S_2 = 2'b11; // State codes
 always @ (posedge clock or negedge reset_b)
                                                      // State transitions (edge-sensitive)
  if (reset b == 0) state <= S idle;
  else state <= next state;</pre>
 // Code next state logic directly from ASMD chart (Fig. 8-9d)
 always @ (state, Start, A2, A3 ) begin
                                               // Next state logic (level-sensitive)
```

```
case (state)
     S idle: if (Start) next state = S 1; else next state = S idle;
    S 1:
              if (A2 & A3) next state = S 2; else next state = S 1;
              next state = S idle;
    default: next state = S idle;
  endcase
 end
 // Code output logic directly from ASMD chart (Fig. 8-9d)
 always @ (state, Start, A2) begin
  set E = 0;
                 // default assignments; assign by exception
  cIr E = 0;
  set F = 0:
  cIr A F = 0;
  incr \overline{A} = 0;
  case (state)
   S idle:
                  if (Start) clr A F = 1;
   S 1:
              begin incr A = 1; if (A2) set E = 1; else clr E = 1; end
   S 2:
              set F = 1;
  endcase
 end
endmodule
module Datapath_RTL (A, E, F, set_E, clr_E, set_F, clr_A_F, incr_A, clock);
                              // register for counter
 output reg [3: 0] A;
                  E, F;
 output reg
                                // flags
                  set E, clr_E, set_F, clr_A_F, incr_A, clock;
 input
 // Code register transfer operations directly from ASMD chart (Fig. 8-9d)
 always @ (posedge clock) begin
                        E <= 1;
  if (set E)
  if (clr E)
                         E \le 0;
  if (set F)
                         F <= 1;
  if (clr A F)
                        begin A <= 0; F <= 0; end
                         A \le A + 1:
  if (incr_A)
 end
endmodule
module t Design Example RTL;
 reg
              Start, clock, reset b;
 wire [3: 0]
 wire
              E, F;
 // Instantiate design example
 Design Example RTL M0 (A, E, F, Start, clock, reset b);
 // Describe stimulus waveforms
 initial #500 $finish;
                         // Stopwatch
 initial fork
   #25 reset b = 0;
                         // Test for recovery from reset on-the-fly.
   #27 reset b = 1;
 join
 initial
  begin
   reset b = 0;
   Start = 0:
   clock = 0;
```




#### **8.16** RTL notation:


```
s0: (initial state) If start = 0 go back to state s0, If (start = 1) then BR \leftarrow multiplicand, AR \leftarrow multiplier, PR \leftarrow 0, go to s1.
```

s1: (check AR for Zero) Zero = 1 if AR = 0, if (Zero = 1) then go back to s0 (done) If (Zero = 0) then go to s1,  $PR \leftarrow PR + BR$ ,  $AR \leftarrow AR - 1$ .


The internal architecture of the datapath consists of a double-width register to hold the product (PR), a register to hold the multiplier (AR), a register to hold the multiplicand (BR), a double-width parallel adder, and single-width parallel adder. The single-width adder is used to implement the operation of decrementing the multiplier unit. Adding a word consisting entirely of 1s to the multiplier accomplishes the 2's complement subtraction of 1 from the multiplier. Figure 8.16 (a) below shows the ASMD chart, block diagram, and controller of the circuit. Figure 8.16 (b) shows the internal architecture of the datapath. Figure 8.16 (c) shows the results of simulating the circuit.




Note: Form Zero as the output of an OR gate whose inputs are the bits of the register AR.



(a) ASMD chart, block diagram, and controller



(b) Datapath



(c) Simulation results

```
module Prob 8 16 STR (
output [15: 0] PR, output done,
input [7: 0] data AR, data BR, input start, clock, reset b
Controller P8 16 M0 (done, Ld regs, Add decr, start, zero, clock, reset b);
Datapath P8 16 M1 (PR, zero, data AR, data BR, Ld regs, Add decr, clock, reset b);
endmodule
module Controller P8 16 (output done, output reg Ld regs, Add decr, input start, zero, clock, reset b);
parameter s0 = 1'b0, s1 = 1'b1:
reg state, next state;
assign done = (state == s0);
always @ (posedge clock, negedge reset b)
if (!reset b) state <= s0; else state <= next state;</pre>
always @ (state, start, zero) begin
Ld regs = 0;
Add decr = 0;
case (state)
s0:
       if (start) begin Ld regs = 1; next state = s1; end
s1:
       if (zero) next_state = s0; else begin next_state = s1; Add_decr = 1; end
default:
          next state = s0;
endcase
end
endmodule
module Register 32 (output [31: 0] data out, input [31: 0] data in, input clock, reset b);
Register_8 M3 (data_out [31: 24], data_in [31: 24], clock, reset_b);
Register 8 M2 (data out [23: 16], data in [23: 16], clock, reset b);
Register 8 M1 (data out [15: 8], data in [15: 8], clock, reset b);
Register 8 M0 (data out [7: 0], data in [7: 0], clock, reset b);
endmodule
module Register 16 (output [15: 0] data out, input [15: 0] data in, input clock, reset b);
Register 8 M1 (data out [15: 8], data in [15: 8], clock, reset b);
Register 8 M0 (data out [7: 0], data in [7: 0], clock, reset b);
endmodule
module Register 8 (output [7: 0] data out, input [7: 0] data in, input clock, reset b);
D flop M7 (data out[7] data in[7], clock, reset b);
D flop M6 (data out[6] data in[6], clock, reset b);
D flop M5 (data out[5] data in[5], clock, reset b);
D_flop M4 (data_out[4] data_in[4], clock, reset_b);
D flop M3 (data out[3] data in[3], clock, reset b);
D_flop M2 (data_out[2] data_in[2], clock, reset_b);
D flop M1 (data out[1] data in[1], clock, reset b);
D flop M0 (data out[0] data in[0], clock, reset b);
endmodule
module Adder 32 (output c out, output [31: 0] sum, input [31: 0] a, b);
assign \{c \text{ out, sum}\} = a + b;
endmodule
module Adder_16 (output c_out, output [15: 0] sum, input [15: 0] a, b);
assign \{c \text{ out, sum}\} = a + b;
endmodule
```

```
module D flop (output q, input data, clock, reset b);
always @ (posedge clock, negedge reset b)
if (!reset b) q <= 0; else q <= data;
endmodule
module Datapath P8 16 (
output reg [15: 0] PR, output zero,
input [7: 0] data AR, data BR, input Ld regs, Add decr, clock, reset b
reg [7: 0] AR, BR;
assign
          zero = \sim( | AR);
always @ (posedge clock, negedge reset_b)
if (!reset b) begin AR <= 8'b0; BR <= 8'b0; PR <= 16'b0; end
else begin
if (Ld regs) begin AR <= data AR; BR <= data BR; PR <= 0; end
else if (Add decr) begin PR <= PR + BR; AR <= AR -1; end
end
endmodule
// Test plan - Verify;
// Power-up reset
// Data is loaded correctly
// Control signals assert correctly
// Status signals assert correctly
// start is ignored while multiplying
// Multiplication is correct
// Recovery from reset on-the-fly
module t Prob P8 16;
wire
           done;
wire [15: 0] PR;
reg [7: 0] data_AR, data_BR;
           start, clock, reset b;
reg
Prob 8 16 STR M0 (PR, done, data AR, data BR, start, clock, reset b);
initial #500 $finish;
initial begin clock = 0; forever #5 clock = ~clock; end
initial fork
reset_b = 0;
#12 \text{ reset b} = 1;
#40 reset b = 0;
#42 reset b = 1;
#90 reset_b = 1;
#92 \text{ reset\_b} = 1;
ioin
initial fork
#20 start = 1;
#30 \text{ start} = 0;
#40 \text{ start} = 1;
#50 \text{ start} = 0;
#120 \text{ start} = 1;
#120 \text{ start} = 0;
join
```

```
initial fork
data_AR = 8'd5;  // AR > 0
data_BR = 8'd20;
#80 data_AR = 8'd3;
#80 data_BR = 8'd9;
#100 data_AR = 8'd4;
#100 data_BR = 8'd9;
join
endmodule
```

**8.17** 
$$(2^n-1)(2^n-1) < (2^{2n}-1)$$
 for  $n \ge 1$ 

- **8.18** (a) The maximum product size is 32 bits available in registers A and Q.
  - **(b)** *P* counter must have 5 bits to load 16 (binary 10000) initially.
  - (c) Z (zero) detection is generated with a 5-input NOR gate.

8.19

Multiplier  $Q = 10111_2 = 27_{10}$ Multiplier  $Q = 10111_2 = 23_{10}$ 


**Product**:  $CAQ = 621_{10}$ 

	C	$\boldsymbol{A}$	$\boldsymbol{\varrho}$	P
Multiplier in Q	0	00000	10111	101
Q0 = 1; add $B$		11011		
First partial product	0	11011	10111	100
Shift right CAQ	0	01101	11011	
Q0 = 1; add $B$		11011		
Second partial product	1	01000	11011	011
Shift right <i>CAQ</i>	0	10100	01101	
Q0 = 1; add $B$		11011		
Third partial product	1	01111	01101	010
Shift right CAQ	0	10111	10110	
Shift right <i>CAQ</i>	0	01011	11011	
Fourth partial product	0	01011	11011	001
Q0 = 1; add $B$		11011		
Fifth partial product	1	00110	11011	000
Shift right CAQ	0	10011	01101	
Final product in $AQ$ :				
$AQ = 10011\_01101 = 621_{10}$				

**8.20** 
$$S_{idle} = 1t \text{ ns}$$

The loop between S\_add and S\_shift takes 2nt ns)

Total time to multiply: (2n + 1)t



8.22 Note that the machine described by Fig. P8.22 requires four states, but the machine described by Fig. 8.15 (b) requires only three. Also, observe that the sample simulation results show a case where the carry bit regsiter, C, is needed to support the addition operation. The datapath is 8 bits wide.

```
module Prob_8_22 # (parameter m_size = 9)
(
  output [2*m_size -1: 0] Product,
  output Ready,
  input [m_size -1: 0] Multiplicand, Multiplier,
  input Start, clock, reset_b
);
  wire [m_size -1: 0] A, Q;


  assign Product = {A, Q};
  wire Q0, Zero, Load_regs, Decr_P, Add_regs, Shift_regs;

Datapath_Unit M0 (A, Q, Q0, Zero, Multiplicand, Multiplier, Load_regs, Decr_P, Add_regs, Shift_regs, clock, reset_b);
Control_Unit M1 (Ready, Decr_P, Load_regs, Add_regs, Shift_regs, Start, Q0, Zero, clock, reset_b);
endmodule
```

```
module Datapath Unit # (parameter m size = 9, BC size = 4)
 output reg [m size -1: 0] A, Q,
 output Q0, Zero,
 input [m size -1: 0] Multiplicand, Multiplier,
 input Load regs, Decr P, Add regs, Shift regs, clock, reset b
 reg C;
 reg [BC size -1: 0] P;
 reg [m_size -1: 0] B;
 assign Q0 = Q[0];
 assign Zero = (P == 0);
 always @ (posedge clock, negedge reset b)
  if (reset b == 0) begin
  B <= 0;C <= 0;
  A \le 0;
  Q \le 0:
  P \le m \text{ size};
 else begin
  if (Load regs) begin
   A \le 0;
   C \le 0;
   Q <= Multiplier;
   B <= Multiplicand;
   P \le m \text{ size};
  end
  if (Decr P) P \leq P - 1;
  if (Add regs) \{C, A\} \leq A + B;
  if (Shift regs) {C, A, Q} <= {C, A, Q} >> 1;
 end
endmodule
module Control Unit (
 output Ready, Decr_P, output reg Load_regs, Add_regs, Shift_regs, input Start, Q0, Zero, clock,
reset b
);
 reg [ 1: 0]
              state, next state;
 parameter S idle = 2'b00, S loaded = 2'b01, S sum = 2'b10, S shifted = 2'b11;
 assign Ready = (state == S idle);
 assign Decr P = (state == S loaded);
 always @ (posedge clock, negedge reset b)
  if (reset_b == 0) state <= S_idle; else state <= next state;</pre>
 always @ (state, Start, Q0, Zero) begin
  next state = S idle;
  Load regs = 0;
  Add regs = 0;
  Shift regs = 0;
  case (state)
   S_idle: if (Start == 0) next_state = S_idle; else begin next_state = S_loaded; Load_regs = 1; end
   S loaded: if (Q0) begin next state = S sum; Add regs = 1; end
   else begin next state = S shifted; Shift regs = 1; end
              begin next_state = S_shifted; Shift_regs = 1; end
   S_shifted: if (Zero) next_state = S_idle; else next_state = S_loaded;
  endcase
 end
endmodule
```

```
module t Prob 8 22 ();
 parameter
                             m size = 9;
                                                   // Width of datapath
 wire [2 * m_size - 1: 0]
                             Product;
 wire
                             Ready:
                             Multiplicand, Multiplier;
 reg
      [m size - 1: 0]
                             Start, clock, reset b;
 reg
                             Exp Value;
 integer
 reg
                             Error;
 Prob 8 22 M0 (Product, Ready, Multiplicand, Multiplier, Start, clock, reset b);
 initial #140000 $finish;
 initial begin clock = 0; #5 forever #5 clock = ~clock; end
 initial fork
  reset_b = 1;
  #2 \text{ reset } b = 0;
  #3 reset b = 1;
 join
 initial begin #5 Start = 1; end
  always @ (posedge Ready) begin
  Exp_Value = Multiplier * Multiplicand;
  //Exp_Value = Multiplier * Multiplicand +1; // Inject error to confirm detection
 always @ (negedge Ready) begin
  Error = (Exp Value ^ Product);
 end
 initial begin
  #5 Multiplicand = 0;
  Multiplier = 0;
  repeat (64) #10 begin Multiplier = Multiplier + 1;
   repeat (64) @ (posedge M0.Ready) #5 Multiplicand = Multiplicand + 1;
  end
 end
```

endmodule




**8.23** As shown in Fig. P8.23 the machine asserts *Load\_regs* in state *S\_load*. This will cause the machine to operate incorrectly. Once *Load\_regs* is removed from *S\_load* the machine operates correctly. The state *S\_load* is a wasted state. Its removal leads to the same machine as dhown in Fig. P8.15b.

```
module Prob 8 23 # (parameter m size = 9)
 output [2*m size -1: 0] Product,
 output Ready,
 input [m size -1: 0] Multiplicand, Multiplier,
 input Start, clock, reset b
);
 wire [m_size -1: 0] A, Q;
 assign Product = {A, Q};
 wire Q0, Zero, Load_regs, Decr_P, Add_regs, Shift_regs;
Datapath Unit M0 (A, Q, Q0, Zero, Multiplicand, Multiplier, Load regs, Decr P, Add regs, Shift regs,
clock, reset b);
Control_Unit M1 (Ready, Decr_P, Shift_regs, Add_regs, Load_regs, Start, Q0, Zero, clock, reset_b);
endmodule
module Datapath Unit # (parameter m size = 9, BC size = 4)
 output reg [m size -1: 0] A, Q,
 output Q0, Zero,
 input [m size -1: 0] Multiplicand, Multiplier,
 input Load_regs, Decr_P, Add_regs, Shift_regs, clock, reset_b
);
 reg C;
 reg [BC_size -1: 0] P;
 reg [m size -1: 0] B;
```

```
assign Q0 = Q[0];
 assign Zero = (P == 0);
 always @ (posedge clock, negedge reset b)
  if (reset b == 0) begin
  A \le 0;
  C \le 0;
  Q \le 0:
  B \le 0;
  P <= m size;
 end
 else begin
  if (Load regs) begin
   A \le 0:
   C \le 0:
   Q <= Multiplier;
   B <= Multiplicand;
   P \le m \text{ size};
  end
  if (Decr P) P \leq P - 1;
  if (Add_regs) \{C, A\} \le A + B;
  if (Shift_regs) {C, A, Q} <= {C, A, Q} >> 1;
 end
endmodule
module Control Unit (
 output Ready, Decr P, Shift regs, output reg Add regs, Load regs, input Start, Q0, Zero, clock,
reset b
);
 reg [ 1: 0]
              state, next_state;
 parameter S idle = 2'b00, S load = 2'b01, S decr = 2'b10, S shift = 2'b11;
 assign Ready = (state == S idle);
 assign Shift regs = (state == S shift);
 assign Decr P = (state == S decr);
 always @ (posedge clock, negedge reset b)
  if (reset b == 0) state <= S idle; else state <= next state;
 always @ (state, Start, Q0, Zero) begin
  next state = S idle;
  Load regs = 0;
  Add_regs = 0;
  case (state)
   S_idle: if (Start == 0) next_state = S_idle; else begin next_state = S_load; Load_regs = 1; end
   S load:
              begin next state = S decr; end
   S_decr:
              begin next_state = S_shift; if (Q0) Add_regs = 1; end
   S shift:
              if (Zero) next state = S idle; else next state = S load;
  endcase
 end
endmodule
module t_Prob_8_23 ();
 parameter
                     m size = 9;
                                          // Width of datapath
 wire [2 * m_size - 1: 0]
                           Product;
 wire
                  Ready;
 reg [m_size - 1: 0]
                            Multiplicand, Multiplier;
 reg
                  Start, clock, reset b;
 integer
                     Exp Value;
 reg
                  Error;
```

Prob\_8\_23 M0 (Product, Ready, Multiplicand, Multiplier, Start, clock, reset\_b);

```
initial #140000 $finish;
 initial begin clock = 0; #5 forever #5 clock = ~clock; end
 initial fork
  reset b = 1;
  #2 \text{ reset } b = 0;
  #3 reset b = 1;
 join
 initial begin #5 Start = 1; end
 always @ (posedge Ready) begin
  Exp_Value = Multiplier * Multiplicand;
  //Exp Value = Multiplier * Multiplicand +1; // Inject error to confirm detection
 end
 always @ (negedge Ready) begin
  Error = (Exp Value ^ Product);
 end
 initial begin
  #5 Multiplicand = 0;
  Multiplier = 0;
  repeat (64) #10 begin Multiplier = Multiplier + 1;
   repeat (64) @ (posedge M0.Ready) #5 Multiplicand = Multiplicand + 1;
  end
 end
endmodule
```



```
8.24
```


endmodule


```
module Prob 8 24 # (parameter dp width = 5)
 output
          [2*dp width - 1: 0]
                                Product,
 output
                                Ready.
 input
          [dp_width - 1: 0]
                                Multiplicand, Multiplier,
 input
                                Start, clock, reset_b
);
 wire Load_regs, Decr_P, Add_regs, Shift_regs, Zero, Q0;
 Controller M0 (
  Ready, Load_regs, Decr_P, Add_regs, Shift_regs, Start, Zero, Q0,
  clock, reset b
);
Datapath M1(Product, Q0, Zero, Multiplicand, Multiplier,
 Start, Load_regs, Decr_P, Add_regs, Shift_regs, clock, reset b);
endmodule
module Controller (
 output Ready,
 output reg Load regs, Decr P, Add regs, Shift regs,
 input Start, Zero, Q0, clock, reset b
);
 parameter
                  S idle =
                            3'b001,
                                          // one-hot code
                  S add =
                            3'b010,
                  S shift = 3'b100;
                  state, next state;
                                       // sized for one-hot
 reg [2: 0]
                  Ready = (state == S idle);
 assign
 always @ (posedge clock, negedge reset b)
  if (~reset_b) state <= S_idle; else state <= next_state;</pre>
 always @ (state, Start, Q0, Zero) begin
  next state = S idle;
  Load regs = 0;
  Decr P = 0;
  Add regs = 0;
  Shift regs = 0;
  case (state)
   S idle: if (Start) begin next state = S add; Load regs = 1; end
   S_add:begin next_state = S_shift; Decr_P = 1; if (Q0) Add_regs = 1; end
              begin
   S shift:
     Shift regs = 1;
    if (Zero) next state = S idle;
    else next state = S add;
                 end
   default:
              next state = S idle;
  endcase
 end
```

```
module Datapath #(parameter dp width = 5, BC size = 3) (
 output [2*dp width - 1: 0] Product, output Q0, output Zero,
 input [dp width - 1: 0] Multiplicand, Multiplier,
 input Start, Load regs, Decr P, Add regs, Shift regs, clock, reset b
// Default configuration: 5-bit datapath
      [dp_width - 1: 0]
                            A, B, Q;
                                                  // Sized for datapath
 req
                  C;
 req
 req
     [BC_size - 1: 0]
                            P:
                                        // Bit counter
 assign Q0 = Q[0];
                                    // Counter is zero
 assign Zero = (P == 0);
 assign Product = {C, A, Q};
 always @ (posedge clock, negedge reset b)
  if (reset b == 0) begin
                             // Added to this solution, but
   P \le dp width;
                                    // not really necessary since Load regs
   B \le 0;
                                    // initializes the datapath
   C \le 0;
   A \le 0;
   Q \le 0:
  end
  else begin
  if (Load regs) begin
   P \le dp width;
   A \le 0;
   C \le 0;
   B <= Multiplicand;
   Q <= Multiplier;
  end
  if (Add regs) \{C, A\} \leq A + B;
  if (Shift_regs) {C, A, Q} <= {C, A, Q} >> 1;
  if (Decr P) P \leq P - 1;
 end
endmodule
module t Prob 8 24;
 parameter
                             dp width = 5;
                                                  // Width of datapath
 wire [2 * dp_width - 1: 0] Product;
 wire
                             Ready;
 reg [dp width - 1: 0]
                             Multiplicand, Multiplier;
                             Start, clock, reset b;
 req
 integer
                             Exp Value;
                             Error:
 reg
 Prob 8 24 M0(Product, Ready, Multiplicand, Multiplier, Start, clock, reset b);
 initial #115000 $finish;
 initial begin clock = 0; #5 forever #5 clock = ~clock; end
 initial fork
  reset b = 1;
  #2 reset b = 0:
  #3 reset b = 1;
 ioin
 always @ (negedge Start) begin
  Exp Value = Multiplier * Multiplicand;
  //Exp_Value = Multiplier * Multiplicand +1; // Inject error to confirm detection
 end
 always @ (posedge Ready) begin
  # 1 Error <= (Exp_Value ^ Product);
 end
```

```
initial begin
#5 Multiplicand = 0;
Multiplier = 0;

repeat (32) #10 begin
   Start = 1;
   #10 Start = 0;
   repeat (32) begin
   Start = 1;
   #10 Start = 0;
   #100 Multiplicand = Multiplicand + 1;
   end
   Multiplier = Multiplier + 1;
   end
end
```





## Start, Load\_regs, Decr\_P, Add\_regs, Shift\_regs, clock, reset\_b);

Datapath M1(Product, Q0, Empty, Zero, Multiplicand, Multiplier,

Controller M0 (

clock, reset b

endmodule

);

wire Load regs, Decr P, Add regs, Shift regs, Empty, Zero, Q0;

Ready, Load regs, Decr P, Add regs, Shift regs, Start, Empty, Zero, Q0,


```
module Controller (
 output Ready,
 output reg Load regs, Decr P, Add regs, Shift regs,
 input Start, Empty, Zero, Q0, clock, reset b
                 BC size =
                                       // Size of bit counter
 parameter
                                3;
                            3'b001,
 parameter
                 S idle =
                                           // one-hot code
                 S \text{ add} = 3'b010.
                 S shift = 3'b100;
                                       // sized for one-hot
 reg [2: 0]
                 state, next state;
 assign
                 Ready = (state == S idle);
 always @ (posedge clock, negedge reset b)
  if (~reset b) state <= S idle; else state <= next state;</pre>
 always @ (state, Start, Q0, Empty, Zero) begin
  next state = S idle;
  Load regs = 0;
  Decr_P = 0;
  Add regs = 0;
  Shift regs = 0;
  case (state)
   S idle:
              if (Start) begin next_state = S_add; Load_regs = 1; end
   S add:
              begin next state = S shift; Decr P = 1; if (Q0) Add regs = 1; end
   S shift:
              begin
               Shift regs = 1;
               if (Zero) next state = S idle;
               else if (Empty) next state = S idle;
               else next state = S add;
              end
   default:
              next state = S idle;
  endcase
 end
endmodule
module Datapath #(parameter dp width = 5, BC size = 3) (
 output reg [2*dp_width - 1: 0] Product, output Q0, output Empty, output Zero,
 input [dp width - 1: 0] Multiplicand, Multiplier,
 input Start, Load regs, Decr P, Add regs, Shift regs, clock, reset b
// Default configuration: 5-bit datapath
 parameter
                 S idle = 3'b001.
                                           // one-hot code
                 S \text{ add} = 3'b010.
                 S shift = 3'b100;
                            A, B, Q;
                                                  // Sized for datapath
      [dp width - 1: 0]
 reg
                            C:
 rea
                            P;
 reg [BC size - 1: 0]
                                           // Bit counter
 wire [2*dp width -1: 0]
                            Internal Product = {C, A, Q};
              Q0 = Q[0];
 assign
              Zero = (P == 0);
                                          // Bit counter is zero
 assign
 always @ (posedge clock, negedge reset b)
  if (reset b == 0) begin
                                   // Added to this solution, but
   P \le dp width;
                                   // not really necessary since Load regs
   B \le 0:
                                   // initializes the datapath
   C \le 0;
   A \le 0:
   Q \le 0;
```

end


```
else begin
  if (Load regs) begin
   P <= dp width;
   A \le 0;
   C <= 0;
   B <= Multiplicand;
   Q <= Multiplier;
  end
  if (Add regs) \{C, A\} \leq A + B;
  if (Shift regs) {C, A, Q} <= {C, A, Q} >> 1;
  if (Decr P) P \leq P - 1;
 end
 II Status signals
 reg Empty multiplier;
 wire Empty multiplicand = (Multiplicand == 0);
 assign Empty = Empty_multiplicand || Empty_multiplier;
 always @ (P, Internal Product) begin// Note: hardwired for dp width 5
  Product = 0;
  case (P)
                 // Examine multiplier bits
   0: Product = Internal Product;
   1: Product = Internal_Product [2*dp_width -1: 1];
   2: Product = Internal_Product [2*dp_width -1: 2];
   3: Product = Internal_Product [2*dp_width -1: 3];
   4: Product = Internal Product [2*dp width -1: 4];
   5: Product = 0;
  endcase
 end
 always @ (P, Q) begin
                                  // Note: hardwired for dp_width_5
  Empty multiplier = 0;
  case (P)
   0: Empty multiplier = 1;
   1: if (Q[1] == 0) Empty multiplier = 1;
   2: if (Q[2: 1] == 0) Empty multiplier = 1;
   3: if (Q[3:1] == 0) Empty multiplier = 1;
   4: if (Q[4: 1] == 0) Empty multiplier = 1;
   5: if (Q[5: 1] == 0) Empty_multiplier = 1;
   default: Empty multiplier = 1'bx;
  endcase
 end
endmodule
module t Prob 8 25;
                     dp width = 5;
                                           // Width of datapath
 parameter
 wire [2 * dp_width - 1: 0] Product;
                  Ready;
 wire
 reg [dp width - 1: 0]
                            Multiplicand, Multiplier;
                  Start, clock, reset_b;
 reg
 integer
                     Exp_Value;
 reg
                  Error;
 Prob 8 25 M0(Product, Ready, Multiplicand, Multiplier, Start, clock, reset b);
 initial #115000 $finish;
 initial begin clock = 0; #5 forever #5 clock = ~clock; end
 initial fork
  reset b = 1;
  #2 \text{ reset } b = 0;
  #3 reset b = 1;
join
```

```
always @ (negedge Start) begin
  Exp Value = Multiplier * Multiplicand;
  //Exp Value = Multiplier * Multiplicand +1; // Inject error to confirm detection
 always @ (posedge Ready) begin
  # 1 Error <= (Exp Value ^ Product);
 end
 initial begin
  #5 Multiplicand = 0;
  Multiplier = 0;
  repeat (32) #10 begin
    Start = 1;
    #10 Start = 0;
    repeat (32) begin
      Start = 1;
      #10 Start = 0:
      #100 Multiplicand = Multiplicand + 1;
   Multiplier = Multiplier + 1;
  end
 end
endmodule
```

(c) Test plan: Exhaustively test all combinations of multiplier and multiplicand, using automatic error checking. Verify that early termination is implemented. Sample of simulation results is shown below.



# 8.26





```
module Prob_8_26 (Product, Ready, Multiplicand, Multiplier, Start, clock, reset_b);
// Default configuration: 5-bit datapath
 parameter
                          dp width = 5;
                                            // Set to width of datapath
 output
          [2*dp width - 1: 0]
                                 Product;
 output
                                 Ready;
 input
              [dp width - 1: 0] Multiplicand, Multiplier;
 input
                                 Start, clock, reset b;
                                 BC size =
                                                       // Size of bit counter
 parameter
                                                3;
 parameter
                                 S idle = 2'b01,
                                                       // one-hot code
                                 S add shift =
                                                   2'b10;
                             state, next_state;
 req
       [2: 0]
       [dp_width - 1: 0]
                                                   // Sized for datapath
 reg
                             A, B, Q;
                             C;
 reg
                             P:
       [BC size -1: 0]
 reg
 reg
                  Load_regs, Decr_P, Add_shift, Shift;
 assign
                  Product = \{C, A, Q\};
                  Zero = (P == 0);
 wire
                                            // counter is zero
 wire
                  Ready = (state == S idle); // controller status
// control unit
 always @ (posedge clock, negedge reset_b)
  if (~reset_b) state <= S_idle; else state <= next_state;</pre>
 always @ (state, Start, Q[0], Zero) begin
  next state = S idle;
  Load regs = 0;
  Decr P = 0;
  Add shift = 0;
  Shift = 0;
  case (state)
```

begin if (Start) next state = S add shift; Load regs = 1; end

S idle:

```
S add shift:
                         begin
                            Decr P = 1;
                            if (Zero) next state = S idle;
                            else begin
                             next state = S add shift;
                             if (Q[0]) Add shift = 1; else Shift = 1;
                             end
                         end
   default:
                         next state = S idle;
  endcase
 end
// datapath unit
 always @ (posedge clock) begin
  if (Load regs) begin
   P \le dp width;
   A \le 0;
   C \le 0;
   B <= Multiplicand;
   Q <= Multiplier;
  end
  if (Decr P) P \leq P - 1;
  if (Add_shift) {C, A, Q} <= {C, A+B, Q} >> 1;
  if (Shift) {C, A, Q} <= {C, A, Q} >> 1;
 end
endmodule
module t_Prob_8_26;
                      dp_width = 5;
                                           // Width of datapath
 parameter
 wire [2 * dp width - 1: 0] Product;
 wire
                             Ready;
 reg
       [dp width - 1: 0]
                             Multiplicand, Multiplier;
 reg
                             Start, clock, reset b;
 integer
                             Exp Value;
 wire
                             Error;
 Prob 8 26 M0 (Product, Ready, Multiplicand, Multiplier, Start, clock, reset b);
 initial #70000 $finish;
 initial begin clock = 0; #5 forever #5 clock = ~clock; end
 initial fork
  reset b = 1;
  #2 \text{ reset } b = 0;
  #3 reset b = 1;
 join
 initial begin #5 Start = 1; end
 always @ (posedge Ready) begin
  Exp_Value = Multiplier * Multiplicand;
 assign Error = Ready & (Exp_Value ^ Product);
 initial begin
  #5 Multiplicand = 0;
  Multiplier = 0;
  repeat (32) #10 begin Multiplier = Multiplier + 1;
   repeat (32) @ (posedge M0.Ready) #5 Multiplicand = Multiplicand + 1;
  end
 end
endmodule
```





```
// Test bench for exhaustive simulation
module t_Sequential_Binary_Multiplier;
 parameter
                              dp_width = 5;
                                                    // Width of datapath
 wire [2 * dp_width - 1: 0] Product;
 wire
                              Ready;
                              Multiplicand, Multiplier;
 reg
       [dp_width - 1: 0]
                              Start, clock, reset_b;
 reg
 Sequential_Binary_Multiplier M0 (Product, Ready, Multiplicand, Multiplier, Start, clock, reset_b);
 initial #109200 $finish;
 initial begin clock = 0; #5 forever #5 clock = ~clock; end
 initial fork
  reset b = 1;
  #2 \text{ reset } b = 0;
  #3 reset b = 1;
 join
 initial begin #5 Start = 1; end
 initial begin
  #5 Multiplicand = 0;
  Multiplier = 0;
   repeat (31) #10 begin Multiplier = Multiplier + 1;
```

repeat (32) @ (posedge M0.Ready) #5 Multiplicand = Multiplicand + 1;

// Error Checker

end Start = 0; end

8.27


(a)

```
reg Error;
 reg [2*dp_width -1: 0] Exp_Value;
 always @ (posedge Ready) begin
  Exp Value = Multiplier * Multiplicand;
  //Exp Value = Multiplier * Multiplicand + 1;
                                                  // Inject error to verify detection
  Error = (Exp Value ^ Product);
 end
endmodule
module Sequential Binary Multiplier (Product, Ready, Multiplicand, Multiplier, Start, clock, reset b);
// Default configuration: 5-bit datapath
 parameter
                                dp width = 5;
                                                  // Set to width of datapath
 output
          [2*dp width - 1: 0]
                                 Product:
 output
                                 Ready:
 input
           [dp width - 1: 0]
                                 Multiplicand, Multiplier;
                                 Start, clock, reset b;
 input
                      BC size =
                                    3; // Size of bit counter
 parameter
                      S idle =
 parameter
                                    3'b001,
                                             // one-hot code
                      S add =
                                    3'b010,
                      S shift =
                                    3'b100;
 reg
       [2: 0]
                             state, next_state;
       [dp width - 1: 0]
                             A, B, Q;
                                                   // Sized for datapath
 reg
                             C:
 req
       [BC size - 1: 0]
                             P:
 reg
                             Load regs, Decr P, Add regs, Shift regs;
 reg
// Miscellaneous combinational logic
                  Product = \{C, A, Q\};
 assign
 wire
                  Zero = (P == 0);
                                           // counter is zero
 wire
                  Ready = (state == S idle);
                                                  // controller status
// control unit
 always @ (posedge clock, negedge reset_b)
  if (~reset_b) state <= S_idle; else state <= next_state;</pre>
 always @ (state, Start, Q[0], Zero) begin
  next_state = S_ idle;
  Load regs = 0;
  Decr P = 0;
  Add regs = 0;
  Shift regs = 0;
  case (state)
   S idle: begin if (Start) next state = S add; Load regs = 1; end
   S_add:begin next_state = S_shift; Decr_P = 1; if (Q[0]) Add_regs = 1; end
              begin Shift regs = 1; if (Zero) next state = S idle;
   else next state = S add; end
              next state = S idle;
   default:
  endcase
 end
```

// datapath unit

```
always @ (posedge clock) begin
if (Load_regs) begin
P <= dp_width;
A <= 0;
C <= 0;
B <= Multiplicand;
Q <= Multiplier;
end
if (Add_regs) {C, A} <= A + B;
if (Shift_regs) {C, A, Q} <= {C, A, Q} >> 1;
if (Decr_P) P <= P -1;
end
endmodule</pre>
```

Sample of simulation results:



**(b)** In this part the controller is described by Fig. 8.18. The test bench includes probes to display the state of the controller.

```
// Test bench for exhaustive simulation
module t_Sequential_Binary_Multiplier;
 parameter
                             dp width = 5;
                                                   // Width of datapath
 wire [2 * dp width - 1: 0]
                             Product:
 wire
                             Ready:
                             Multiplicand, Multiplier:
 reg [dp_width - 1: 0]
                             Start, clock, reset b;
 reg
  Sequential Binary Multiplier M0 (Product, Ready, Multiplicand, Multiplier, Start, clock, reset b);
 initial #109200 $finish:
 initial begin clock = 0; #5 forever #5 clock = ~clock; end
 initial fork
  reset b = 1;
  #2 \text{ reset } b = 0;
  #3 reset b = 1;
 initial begin #5 Start = 1; end
 initial begin
  #5 Multiplicand = 0;
  Multiplier = 0;
  repeat (31) #10 begin Multiplier = Multiplier + 1;
    repeat (32) @ (posedge M0.Ready) #5 Multiplicand = Multiplicand + 1;
  end
  Start = 0:
 end
// Error Checker
 reg Error;
 reg [2*dp width -1: 0] Exp Value;
 always @ (posedge Ready) begin
  Exp Value = Multiplier * Multiplicand;
  //Exp Value = Multiplier * Multiplicand + 1;
                                                  // Inject error to verify detection
  Error = (Exp Value ^ Product);
 end
 wire [2: 0] state = {M0.G2, M0.G1, M0.G0};
endmodule
module Sequential Binary Multiplier (Product, Ready, Multiplicand, Multiplier, Start, clock, reset b);
// Default configuration: 5-bit datapath
 parameter
                                 dp width =
                                               5:
                                                       // Set to width of datapath
 output
          [2*dp_width - 1: 0]
                                 Product;
 output
                                 Ready;
 input
           [dp width - 1: 0]
                                 Multiplicand, Multiplier;
 input
                                 Start, clock, reset b;
                                 BC size =
                                               3: // Size of bit counter
 parameter
                                 A. B. Q:
 reg [dp width - 1: 0]
                                                   // Sized for datapath
                                 C;
 req
 reg [BC_size - 1: 0]
                                 P;
                                 Load regs, Decr P, Add regs, Shift regs;
 wire
```


```
// Status signals
 assign
                  Product = \{C, A, Q\};
 wire
                  Zero = (P == 0);
                                          // counter is zero
                 Q0 = Q[0];
 wire
// One-Hot Control unit (See Fig. 8.18)
 DFF S M0 (G0, D0, clock, Set);
 DFF M1 (G1, D1, clock, reset b);
 DFF M2 (G2, G1, clock, reset b);
 or (D0, w1, w2);
 and (w1, G0, Start_b);
 and (w2, Zero, G2);
 not (Start b, Start);
 not (Zero b, Zero);
 or (D1, w3, w4);
 and (w3, Start, G0);
 and (w4, Zero b, G2);
 and (Load regs, G0, Start);
 and (Add regs, Q0, G1);
 assign Ready = G0;
 assign Decr P = G1;
 assign Shift regs = G2;
 not (Set, reset b);
// datapath unit
 always @ (posedge clock) begin
  if (Load regs) begin
   P \le dp width;
   A \le 0;
   C \le 0;
   B <= Multiplicand;
   Q <= Multiplier;
  end
  if (Add regs) \{C, A\} \leq A + B;
  if (Shift_regs) {C, A, Q} <= {C, A, Q} >> 1;
  if (Decr P) P \le P - 1;
 end
endmodule
module DFF_S (output reg Q, input data, clock, Set);
 always @ ( posedge clock, posedge Set)
  if (Set) Q <= 1'b1; else Q<= data;
endmodule
module DFF (output reg Q, input data, clock, reset b);
 always @ ( posedge clock, negedge reset b)
  if (reset b == 0) Q <= 1'b0; else Q<= data;
```

endmodule

Sample of simulation results:

8.28

join




```
// Test bench for exhaustive simulation
module t_Sequential_Binary_Multiplier;
 parameter
                             dp width = 5;
                                                   // Width of datapath
 wire [2 * dp_width - 1: 0] Product;
                             Ready;
 wire
                             Multiplicand, Multiplier;
 reg
      [dp width - 1: 0]
                             Start, clock, reset b;
 reg
 Sequential Binary Multiplier M0 (Product, Ready, Multiplicand, Multiplier, Start, clock, reset b);
 initial #109200 $finish;
 initial begin clock = 0; #5 forever #5 clock = ~clock; end
 initial fork
  reset b = 1;
  #2 reset b = 0;
  #3 reset b = 1;
```


```
initial begin #5 Start = 1; end
 initial begin
  #5 Multiplicand = 0;
  Multiplier = 0;
  repeat (31) #10 begin Multiplier = Multiplier + 1;
   repeat (32) @ (posedge M0.Ready) #5 Multiplicand = Multiplicand + 1;
  end
  Start = 0:
 end
// Error Checker
 rea Error;
 reg [2*dp width -1: 0] Exp Value;
 always @ (posedge Ready) begin
  Exp Value = Multiplier * Multiplicand;
  //Exp Value = Multiplier * Multiplicand + 1;
                                                 // Inject error to verify detection
  Error = (Exp Value ^ Product);
 wire [2: 0] state = {M0.M0.G2, M0.M0.G1, M0.M0.G0}; // Watch state
endmodule
module Sequential_Binary_Multiplier
 \#(parameter dp\_width = 5)
 output [2*dp width -1: 0]
                            Product,
 output
                            Ready.
 input [dp_width -1: 0]
                            Multiplicand, Multiplier,
                            Start, clock, reset b
 input
 wire Load regs, Decr P, Add regs, Shift regs, Zero, Q0;
 Controller M0 (Ready, Load regs, Decr P, Add regs, Shift regs, Start, Zero, Q0, clock, reset b);
 Datapath M1(Product, Q0, Zero, Multiplicand, Multiplier, Start, Load regs, Decr P, Add regs,
  Shift regs, clock, reset b);
endmodule
module Controller (
 output Ready,
 output Load_regs, Decr_P, Add_regs, Shift_regs,
 input Start, Zero, Q0, clock, reset b
// One-Hot Control unit (See Fig. 8.18)
 DFF_S M0 (G0, D0, clock, Set);
 DFF M1 (G1, D1, clock, reset b);
 DFF M2 (G2, G1, clock, reset b);
 or (D0, w1, w2);
 and (w1, G0, Start b);
 and (w2, Zero, G2);
 not (Start_b, Start);
 not (Zero_b, Zero);
 or (D1, w3, w4);
 and (w3, Start, G0);
 and (w4, Zero_b, G2);
 and (Load_regs, G0, Start);
 and (Add_regs, Q0, G1);
 assign Ready = G0;
 assign Decr P = G1;
 assign Shift regs = G2;
 not (Set. reset b):
endmodule
```

```
module Datapath #(parameter dp width = 5, BC size = 3) (
 output [2*dp width - 1: 0] Product, output Q0, output Zero,
 input [dp width - 1: 0] Multiplicand, Multiplier,
 input Start, Load regs, Decr P, Add regs, Shift regs, clock, reset b
 reg [dp width - 1: 0]
                            A, B, Q;
                                              // Sized for datapath
                 C;
 reg
 reg [BC_size - 1: 0]
                            P;
                     Product = \{C, A, Q\};
 assign
 // Status signals
                     Zero = (P == 0);
                                          // counter is zero
 assign
                     Q0 = Q[0];
 assign
 always @ (posedge clock) begin
  if (Load regs) begin
   P <= dp width;
   A \le 0;
   C \le 0;
   B <= Multiplicand;
   Q <= Multiplier;
  if (Add regs) \{C, A\} \leq A + B;
  if (Shift_regs) {C, A, Q} <= {C, A, Q} >> 1;
  if (Decr P) P <= P -1;
 end
endmodule
module DFF S (output reg Q, input data, clock, Set);
 always @ ( posedge clock, posedge Set)
  if (Set) Q <= 1'b1; else Q<= data;
endmodule
module DFF (output reg Q, input data, clock, reset b);
 always @ ( posedge clock, negedge reset b)
  if (reset b == 0) Q <= 1'b0; else Q<= data;
```

endmodule



#### 8.29 (a)




$$\begin{array}{c} DS_0 = x'y'S_0 + S_3 + S_5 + S_7 \\ DS_1 = xS_0 \\ DS_2 = x'yS_0 + S_1 \\ DS_3 = FS_2 \\ DS_4 = F'S_2 \\ DS_5 = E'S_5 \\ DS_6 = E'S_4 \\ DS_7 = S_6 \end{array}$$

(c)

	Output	Present state $G_1 G_2 G_3$	Inputs x y E F	Next state $G_1 G_2 G_3$
	S0 S0 S0	0 0 0 0 0 0 0 0 0	0 0 x x 1 x x x 0 1 x x	0 0 0 0 0 1 0 1 0
	<i>S</i> 1	0 0 1	x x x x	0 1 0
	S2 S2	0 1 0 0 1 0	x x 0 x x x 1 x	1 0 0 0 1 1
	<i>S</i> 3	0 1 1	x x x x	0 0 0
	<i>S</i> 4 S4	1 0 0 1 0 0	x x x 0 x x x 1	1 1 0 1 0 1
	<i>S</i> 5	1 0 1	x x x x	0 0 0
	<i>S</i> 6	1 1 0	x	1 1 0
Ī	<i>S</i> 7	1 1 1	x	0 0 0

(d)




$$DG_1 = F'S_2 + S_4 + S_6$$
  

$$DG_2 = x'yS_0 + S_1 + FS_2 + E'S_4 + S_6$$
  

$$DG_3 = xS_0 + FS_2 + ES_4 + S_6$$

Present state $G_1 G_2 G_3$	Next state $G_1 G_2 G_3$	Input conditions	Mux1	Mux2	Mux3
0 0 0 0 0 0 0 0 0	0 0 0 0 0 1 0 1 0	x'y' x x'y	0	x'y	x
0 0 1	0 1 0	None	0	1	0
0 1 0 0 1 0	1 0 0 0 1 1	F' F'	F	F	F
0 1 1	0 0 0	None	0	0	0
1 0 0 1 0 0	1 1 0 1 0 1	E' E'	1	E'	E
1 0 1	0 0 0	None	0	0	0
1 1 0	1 1 0	None	1	1	1
1 1 1	0 0 0	None	0	0	0

**(f)** 



**(g)** 


```
supply0 GND;
supply1 VCC;
mux_8x1 M3 (m3, GND, GND, F_bar, GND, VCC, GND, VCC, GND, G3, G2, G1);
mux_8x1 M2 (m2, w1, VCC, F, GND, E_bar, GND, VCC, GND, G3, G2, G1);
mux_8x1 M1 (m1, x, GND, F, GND, E, GND, VCC, GND, G3, G2, G1);
DFF_8_28g DM3 (G3, m3, clock, reset_b);
DFF_8_28g DM2 (G2, m2, clock, reset_b);
DFF_8_28g DM1 (G1, m1, clock, reset_b);
decoder_3x8 M0_D (y0, y1, y2, y3, y4, y5, y6, y7, G3, G2, G1);
```

module Controller\_8\_29g (input x, y, E, F, clock, reset\_b);


```
and (w1, x bar, y);
 not (F_bar, F);
 not (E_bar, E);
 not (x_bar, x);
endmodule
// Test plan: Exercise all paths of the ASM chart
module t Controller 8 29g ();
 reg x, y, E, F, clock, reset b;
 Controller 8 29g M0 (x, y, E, F, clock, reset b);
 wire [2: 0] state = \{M0.G3, M0.G2, M0.G1\};
 initial #500 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial begin end
 initial fork
  reset b = 0; #2 reset b = 1;
  #0 begin x = 1; y = 1; E = 1; F = 1; end // Path: S 0, S 1, S 2, S 34
  #80 \text{ reset } b = 0; #92 \text{ reset } b = 1;
  #90 begin x = 1; y = 1; E = 1; F = 0; end
  #150 \text{ reset b} = 0;
  #152 reset_b = 1;
  #150 begin x = 1; y = 1; E = 0; F = 0; end // Path: S 0, S 1, S 2, S 4, S 5
  #200 \text{ reset b} = 0;
  #202 \text{ reset b} = 1;
  #190 begin x = 1; y = 1; E = 0; F = 0; end // Path: S_0, S_1, S_2, S_4, S_6, S_7
  #250 \text{ reset b} = 0;
  #252 reset_b = 1;
  #240 begin x = 0; y = 0; E = 0; F = 0; end // Path: S 0
  #290 \text{ reset\_b} = 0;
  #292 \text{ reset b} = 1;
  #280 begin x = 0; y = 1; E = 0; F = 0; end // Path: S_0, S_2, S_4, S_6, S_7
  #360 \text{ reset b} = 0;
  #362 \text{ reset b} = 1;
  #350 begin x = 0; y = 1; E = 1; F = 0; end // Path: S = 0, S = 2, S = 4, S = 5
  #420 reset b = 0;
  #422 reset b = 1;
  #410 begin x = 0; y = 1; E = 0; F = 1; end // Path: S_0, S_2, S_3
 join
endmodule
module mux 8x1 (output reg y, input x0, x1, x2, x3, x4, x5, x6, x7, s2, s1, s0);
 always @ (x0, x1, x2, x3, x4, x5, x6, x7, s0, s1, s2)
  case ({s2, s1, s0})
    3'b000: y = x0;
    3'b001: y = x1;
    3'b010: y = x2;
   3'b011: y = x3;
   3'b100: y = x4:
    3'b101: y = x5;
    3'b110: y = x6;
    3'b111: y = x7;
  endcase
endmodule
module DFF 8 28g (output reg q, input data, clock, reset b);
 always @ (posedge clock, negedge reset_b)
  if (!reset b) q <= 1'b0; else q <= data;
endmodule
```

```
 \begin{array}{l} \textbf{module} \ \ decoder\_3x8 \ (\textbf{output reg} \ y0, \ y1, \ y2, \ y3, \ y4, \ y5, \ y6, \ y7, \ \textbf{input} \ x2, \ x1, \ x0); \\ \textbf{always} \ @ \ (x0, \ x1, \ x2) \ \textbf{begin} \\ \{y7, \ y6, \ y5, \ y4, \ y3, \ y2, \ y1, \ y0\} = 8'b0; \\ \textbf{case} \ (\{x2, \ x1, \ x0\}) \\ 3'b000: \ y0 = 1'b1; \\ 3'b000: \ y1 = 1'b1; \\ 3'b010: \ y2 = 1'b1; \\ 3'b110: \ y5 = 1'b1; \\ 3'b101: \ y5 = 1'b1; \\ 3'b110: \ y6 = 1'b1; \\ 3'b111: \ y7 = 1'b1; \\ \textbf{endcase} \\ \textbf{end} \\ \textbf{endmodule} \end{array}
```


Path: S\_0, S\_1, S\_2, S\_3 and Path: S\_0, S\_1, S\_2, S\_4, S\_5




Path: S\_0, S\_1, S\_2, S\_4, S\_6, S\_7



Path: S\_0 and Path, S\_0, S\_2, S\_4, S\_6, S\_7



Path: S\_0, S\_2, S\_4, S\_5 and path S\_0, S\_2, S\_3



(h)

module Controller\_8\_29h (input x, y, E, F, clock, reset\_b);

parameter S\_0 = 3'b000, S\_1 = 3'b001, S\_2 = 3'b010,

S\_3 = 3'b011, S\_4 = 3'b100, S\_5 = 3'b101, S\_6 = 3'b110, S\_7 = 3'b111;

reg [2: 0] state, next\_state;

```
always @ (posedge clock, negedge reset_b)
if (!reset_b) state <= S_0; else state <= next_state;</pre>
```

```
always @ (state, x, y, E, F) begin
          case (state)
           S_0:
                              if (x) next state = S 1;
                              else next state = y ? S 2: S 0;
           S 1:
                              next state = S 2;
           S 2:
                              if (F) next state = S 3; else next state = S 4;
           S_3, S_5, S_7: next_state = S_0;
           S 4:
                              if (E) next_state = S_5; else next_state = S_6;
           S 6:
                              next state = S 7;
           default:
                              next state = S 0;
          endcase
         end
       endmodule
       // Test plan: Exercise all paths of the ASM chart
       module t_Controller_8_29h ();
         reg x, y, E, F, clock, reset b;
         Controller_8_29h M0 (x, y, E, F, clock, reset_b);
         initial #500 $finish;
         initial begin clock = 0; forever #5 clock = ~clock; end
         initial begin end
         initial fork
          reset b = 0; #2 reset b = 1;
          #20 begin x = 1; y = 1; E = 1; F = 1; end// Path: S 0, S 1, S 2, S 34
          #80 \text{ reset } b = 0; #92 \text{ reset } b = 1;
          #90 begin x = 1; y = 1; E = 1; F = 0; end
          #150 \text{ reset b} = 0:
          #152 \text{ reset b} = 1;
          #150 begin x = 1; y = 1; E = 0; F = 0; end // Path: S 0, S 1, S 2, S 4, S 5
          #200 \text{ reset b} = 0;
          #202 \text{ reset b} = 1;
          #190 begin x = 1; y = 1; E = 0; F = 0; end // Path: S_0, S_1, S_2, S_4, S_6, S_7
          #250 \text{ reset b} = 0;
          #252 \text{ reset b} = 1;
          #240 begin x = 0; y = 0; E = 0; F = 0; end // Path: S 0
          #290 \text{ reset b} = 0;
          #292 \text{ reset b} = 1;
          #280 begin x = 0; y = 1; E = 0; F = 0; end // Path: S_0, S_2, S_4, S_6, S_7
          #360 \text{ reset b} = 0;
          #362 reset_b = 1;
          #350 begin x = 0; y = 1; E = 1; F = 0; end // Path: S 0, S 2, S 4, S 5
          #420 \text{ reset b} = 0;
          #422 \text{ reset b} = 1;
          #410 begin x = 0; y = 1; E = 0; F = 1; end // Path: S 0, S 2, S 3
         join
       endmodule
       Note: Simulation results match those for 8.39g.
(a) E = 1 (b) E = 0
A = 0110, B = 0010, C = 0000.
  A * B = 1100
                       A \mid B = 0110
                                            A && C = 0
                                                 | A = 1
 A + B = 1000
                       A \wedge B = 0100
  A - B = 0100
                        &A = 0
                                             A < B = 0
```

A > B = 1

A! B = 1

 $\sim |C| = 1$ 

A || B = 1


 $\sim$  C = 1111

A & B = 0010

8.30

8.31

8.32




8.33

Assume that the states are encoded one-hot as  $T_0$ ,  $T_1$ ,  $T_2$ ,  $T_3$ . The select lines of the mux are generated as:

$$s_1 = T_2 + T_3 s_0 = T_1 + T_3$$

The signal to load  $R_4$  can be generated by the host processor or by:

$$load = T_0 + T_1 + T_{2+}T_3.$$




8.34 (a)

module Datapath\_BEH #(parameter dp\_width = 8, R2\_width = 4)

output [R2\_width -1: 0] count, output reg E, output Zero, input [dp\_width -1: 0] data,
input Load\_regs, Shift\_left, Incr\_R2, clock, reset\_b);

```
reg [dp width -1: 0] R1;
 reg [R2 width -1: 0] R2;
 assign count = R2;
 assign Zero = \sim(| R1);
 always @ (posedge clock) begin
  E <= R1[dp width -1] & Shift left;
  if (Load regs) begin R1 <= data; R2 <= {R2 width{1'b1}}; end
  if (Shift left) {E, R1} <= {E, R1} << 1;
  if (Incr R2) R2 <= R2 + 1;
 end
endmodule
// Test Plan for Datapath Unit:
// Demonstrate action of Load regs
    R1 gets data, R2 gets all ones
// Demonstrate action of Incr R2
// Demonstrate action of Shift left and detect E
// Test bench for datapath
module t Datapath Unit
\#(parameter dp width = 8, R2 width = 4)
();
 wire [R2 width -1: 0] count;
 wire
                        E, Zero;
 reg [dp width -1: 0]
                        data:
                        Load_regs, Shift_left, Incr_R2, clock, reset_b;
 reg
 Datapath_BEH M0 (count, E, Zero, data, Load_regs, Shift_left, Incr_R2, clock, reset_b);
 initial #250 $finish:
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial begin reset b = 0; #2 reset b = 1; end
 initial fork
  data = 8'haa;
  Load_regs = 0;
  Incr R2 = 0;
  Shift left = 0;
  #10 Load_regs = 1;
  #20 Load regs = 0;
  #50 Incr R2 = 1;
  #120 Incr_R2 = 0;
  #90 Shift left = 1;
  #200 Shift_left = 0;
 join
endmodule
```


Note: The simulation results show tests of the operations of the datapath independent of the control unit, so *count* does not represent the number of ones in the *data*.



```
module Controller BEH (
 output
              Ready,
 output reg Load_regs,
 output
              Incr R2, Shift left,
 input
              Start, Zero, E, clock, reset b
 parameter S idle = 0, S 1 = 1, S 2 = 2, S 3 = 3;
 reg [1:0] state, next state;
 assign Ready = (state == S idle);
 assign Incr_R2 = (state == S_1);
 assign Shift left = (state == S 2);
 always @ (posedge clock, negedge reset b)
  if (reset b == 0) state <= S idle;
  else state <= next state;
 always @ (state, Start, Zero, E) begin
  Load_regs = 0;
  case (state)
   S_idle:
              if (Start) begin Load_regs = 1; next_state = S_1; end
              else next_state = S_idle;
   S_1:
              if (Zero) next_state = S_idle; else next_state = S_2;
   S 2:
              next state = S 3;
   S 3:
              if (E) next state = S 1; else next state = S 2;
  endcase
 end
```


#### endmodule


```
// Test plan for Control Unit
// Verify that state enters S idle with reset b asserted.
// With reset b de-asserted, verify that state enters S 1 and asserts Load Regs when
// Start is asserted.
// Verify that Incr_R2 is asserted in S 1.
// Verify that state returns to S idle from S 1 if Zero is asserted.
// Verify that state goes to S 2 if Zero is not asserted.
// Verify that Shift left is asserted in S 2.
// Verify that state goes to S 3 from S 2 unconditionally.
// Verify that state returns to S_2 from S_3 id E is not asserted.
// Verify that state goes to S 1 from S 3 if E is asserted.
// Test bench for Control Unit
module t_Control_Unit ();
 wire Ready, Load_regs, Incr_R2, Shift_left;
 reg Start, Zero, E, clock, reset b;
 Controller BEH M0 (Ready, Load regs, Incr R2, Shift left, Start, Zero, E, clock, reset b);
 initial #250 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial begin reset b = 0; #2 reset b = 1; end
 initial fork
  Zero = 1;
  E = 0;
  Start = 0;
  #20 Start = 1; // Cycle from S idle to S 1
  #80 \text{ Start} = 0:
  \#70 \text{ Zero} = 0; // S idle to S 1 to S 2 to S 3 and cycle to S 2.
  #130 E = 1; // Cycle to S 3 to S 1 to S 2 to S 3
  #150 Zero = 1; // Return to S idle
 join
endmodule
```



```
(c)
// Integrated system
module Count Ones BEH BEH
# (parameter dp width = 8, R2 width = 4)
                            count,
 output [R2 width -1: 0]
 input [dp_width -1: 0] data,
 input
                 Start, clock, reset_b
 wire Load_regs, Incr_R2, Shift_left, Zero, E;
 Controller_BEH M0 (Ready, Load_regs, Incr_R2, Shift_left, Start, Zero, E, clock, reset_b);
 Datapath_BEH M1 (count, E, Zero, data, Load_regs, Shift_left, Incr_R2, clock, reset_b);
endmodule
// Test plan for integrated system
// Test for data values of 8'haa, 8'h00, 8'hff.
// Test bench for integrated system
module t count Ones BEH BEH ();
 parameter dp width = 8, R2 width = 4;
 wire [R2 width -1: 0] count;
 reg [dp width -1: 0] data;
 reg Start, clock, reset b;
 Count Ones BEH BEH M0 (count, data, Start, clock, reset b);
 initial #700 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial begin reset b = 0; #2 reset b = 1; end
 initial fork
  data = 8'haa;
                     // Expect count = 4
  Start = 0:
  #20 Start = 1;
  #30 Start = 0;
  #40 data = 8'b00; // Expect count = 0
  #250 Start = 1;
  #260 Start = 0;
  #280 data = 8'hff;
  #280 Start = 1;
  #290 Start = 0;
 join
```

endmodule





```
(d)
   // One-Hot Control unit
   module Controller_BEH_1Hot
    output
                 Ready,
    output reg Load_regs,
                 Incr R2, Shift left,
    output
    input
                 Start, Zero, E, clock, reset b
    parameter S idle = 4'b001, S 1 = 4'b0010, S 2 = 4'b0100, S 3 = 4'b1000;
    reg [3:0] state, next_state;
    assign Ready = (state == S_idle);
    assign Incr_R2 = (state == S_1);
    assign Shift left = (state == S 2);
     always @ (posedge clock, negedge reset b)
      if (reset b == 0) state <= S idle;</pre>
      else state <= next state;
    always @ (state, Start, Zero, E) begin
      Load regs = 0;
      case (state)
       S idle: if (Start) begin Load regs = 1; next state = S 1; end
              else next state = S idle;
       S_1: if (Zero) next_state = S_idle; else next_state = S_2;
       S 2: next state = S 3;
       S 3: if (E) next state = S 1; else next state = S 2;
      endcase
    end
```


Note: Test plan, test bench and simulation results are same as (b), but with states numbered with one-hot codes.

(e)
// Integrated system with one-hot controller

endmodule

Note: Test plan, test bench and simulation results are same as (c), but with states numbered with one-hot codes.

**8.35** Note: Signal *Start* is initialized to 0 when the simulation begins. Otherwise, the state of the structural model will become X at the first clock after the reset condition is deasserted, with Start and Load\_Regs having unknown values. In this condition the structural model cannot operate correctly.



```
// Mux – decoder implementation of control logic
// controller is structural
// datapath is structural
 parameter R1 size = 8, R2 size = 4;
 output
              [R2 size -1: 0]
                                count;
 output
                                Ready:
 input
              [R1 size -1: 0]
                                data;
 input
                                Start, clock, reset b;
 wire
                                Load regs, Shift left, Incr R2, Zero, E;
Controller STR M0 (Ready, Load regs, Shift left, Incr R2, Start, E, Zero, clock, reset b);
Datapath STR M1 (count, E, Zero, data, Load regs, Shift left, Incr R2, clock);
```

#### endmodule


```
module Controller STR (Ready, Load regs, Shift left, Incr R2, Start, E, Zero, clock, reset b);
              Ready;
 output
              Load regs, Shift left, Incr R2;
 input
              Start:
 input
              E, Zero;
 input
              clock, reset b;
 supply0
              GND;
              PWR;
 supply1
 parameter
              S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11; // Binary code
 wire
              Load_regs, Shift_left, Incr_R2;
 wire
              G0, G0_b, D_in0, D_in1, G1, G1_b;
 wire
              Zero b = \sim Zero;
 wire
              E b = \sim E;
              select = {G1, G0};
 wire [1:0]
 wire [0:3]
              Decoder out;
 assign
                 Ready = ~Decoder out[0];
                 Incr R2 = \simDecoder out[1];
 assign
                 Shift left = ~Decoder out[2];
 assign
 and
                 (Load regs, Ready, Start);
                     Mux_1 (D_in1, GND, Zero_b, PWR, E_b, select);
 mux_4x1_beh
 mux 4x1 beh
                     Mux 0
                                (D in0, Start, GND, PWR, E, select);
 D flip flop AR b
                     M1
                            (G1, G1_b, D_in1, clock, reset_b);
                            (G0, G0_b, D_in0, clock, reset_b);
 D flip flop AR b
                     M0
 decoder_2x4_df M2
                        (Decoder_out, G1, G0, GND);
endmodule
module Datapath_STR (count, E, Zero, data, Load_regs, Shift_left, Incr_R2, clock);
                 R1_{size} = 8, R2_{size} = 4;
 output [R2 size -1: 0] count;
 output
                        E, Zero;
 input [R1 size -1: 0]
                        data;
 input
                        Load regs, Shift left, Incr R2, clock;
 wire [R1 size -1: 0] R1;
                        Gnd;
 supply0
                        Pwr:
 supply1
 assign
                        Zero = (R1 == 0);
                     M1
                            (R1, data, Gnd, Shift left, Load regs, clock, Pwr);
Shift Reg
                     M2
Counter
                            (count, Load regs, Incr R2, clock, Pwr);
                     M3
 D flip flop AR
                            (E, w1, clock, Pwr);
 and
                            w1, R1[R1 size -1], Shift left);
endmodule
module Shift_Reg (R1, data, SI_0, Shift_left, Load_regs, clock, reset_b);
                        R1 size = 8;
 parameter
 output [R1 size -1: 0] R1;
 input [R1 size -1: 0]
                        data;
 input
                        SI 0, Shift left, Load regs;
 input
                        clock, reset b;
 reg [R1 size -1: 0]
                        R1;
 always @ (posedge clock, negedge reset_b)
  if (reset b == 0) R1 <= 0;
  else begin
   if (Load regs) R1 <= data; else
     if (Shift_left) R1 <= {R1[R1_size -2:0], Sl_0}; end</pre>
endmodule
```

```
module Counter (R2, Load regs, Incr R2, clock, reset b);
 parameter
                        R2 size = 4;
 output [R2 size -1: 0] R2;
 input
                        Load regs, Incr R2;
 input
                        clock, reset b;
 reg [R2_size -1: 0]
                        R2:
 always @ (posedge clock, negedge reset b)
  if (reset b == 0) R2 <= 0;
  else if (Load regs) R2 <= {R2 size {1'b1}}; // Fill with 1
   else if (Incr R2 == 1) R2 <= R2 + 1;
endmodule
module D flip flop AR (Q, D, CLK, RST);
 output Q;
 input
          D, CLK, RST;
 reg
          Q:
 always @ (posedge CLK, negedge RST)
  if (RST == 0) Q <= 1'b0;
  else Q <= D:
endmodule
module D_flip_flop_AR_b (Q, Q_b, D, CLK, RST);
 output Q, Q b;
 input
          D, CLK, RST;
 reg
          Q;
              Q b = \sim Q;
 assign
 always @ (posedge CLK, negedge RST)
  if (RST == 0) Q <= 1'b0;
  else Q <= D:
endmodule
// Behavioral description of 4-to-1 line multiplexer
// Verilog 2005 port syntax
module mux 4x1 beh
(output reg m_out,
 input
             in_0, in_1, in_2, in_3,
 input [1: 0] select
);
 always @ (in 0, in 1, in 2, in 3, select) // Verilog 2005 syntax
  case (select)
    2'b00: m_out = in_0;
    2'b01: m out = in 1;
    2'b10: m out = in 2;
    2'b11: m_out = in_3;
  endcase
 endmodule
// Dataflow description of 2-to-4-line decoder
// See Fig. 4.19. Note: The figure uses symbol E, but the
// Verilog model uses enable to clearly indicate functionality.
module decoder_2x4_df (D, A, B, enable);
 output [0: 3] D;
 input
                 A, B;
 input
                 enable;
```

```
assign D[0] = \sim (\sim A \& \sim B \& \sim enable),
       D[1] = {\sim}({\sim}A \& B \& {\sim}enable),
       D[2] = {\sim}(A \& {\sim}B \& {\sim}enable),
       D[3] = {\sim}(A \& B \& {\sim}enable);
endmodule
module t Count Ones;
 parameter R1 size = 8, R2 size = 4;
 wire [R2_size -1: 0]
                          R2;
 wire [R2_size -1: 0]
                          count;
 wire
                          Ready;
 reg [R1 size -1: 0]
                          data;
                          Start, clock, reset_b;
 reg
 wire [1: 0] state;
                      // Use only for debug
 assign state = {M0.M0.G1, M0.M0.G0};
 Count_Ones_STR_STR M0 (count, Ready, data, Start, clock, reset_b);
 initial #4000 $finish;
 initial begin clock = 0; #5 forever #5 clock = ~clock; end
 initial fork
  Start = 0;
  #1 reset b = 1;
  #3 reset b = 0;
  #4 reset b = 1;
  data = 8'Hff;
  # 25 Start = 1;
  #35 Start = 0;
  #310 data = 8'h0f;
  #310 Start = 1;
  #320 Start = 0;
  \#610 \text{ data} = 8'hf0;
  #610 Start = 1;
  #620 Start = 0;
  #910 data = 8'h00;
  #910 Start = 1;
  #920 Start = 0;
  #1210 data = 8'haa;
  #1210 Start = 1;
  #1220 Start = 0;
  #1510 data = 8'h0a;
  #1510 Start = 1;
  #1520 Start = 0;
  #1810 data = 8'ha0;
  #1810 Start = 1:
  #1820 Start = 0;
  #2110 data = 8'h55;
  #2110 Start = 1;
  #2120 Start = 0;
  #2410 data = 8'h05;
  #2410 Start = 1;
  #2420 Start = 0;
  #2710 data = 8'h50;
  #2710 Start = 1;
  #2720 Start = 0;
  #3010 data = 8'ha5;
  #3010 Start = 1;
  #3020 Start = 0;
  #3310 data = 8'h5a;
```

#3310 Start = 1;

```
#3320 Start = 0;
join
endmodule
```



- **8.36** Note: See Prob. 8.35 for a behavioral model of the datapath unit, Prob. 8.36d for a one-hot control unit.
  - (a)  $T_0$ ,  $T_1$ ,  $T_2$ ,  $T_3$  be asserted when the state is in  $S_i$  idle,  $S_1$ ,  $S_2$ , and  $S_3$ , respectively. Let D0, D1, D2, and D3 denote the inputs to the one-hot flip-flops.

```
D_0 = T_0 Start' + T_1 Zero

D_1 = T_0 Start + T_3 E

D_2 = T_1 Zero' + T_3 E'


D_3 = T_2
```

**(b)** Gate-level one-hot controller


```
module Controller Gates 1Hot
(
 output
            Ready,
 output
            Load regs, Incr R2, Shift left,
 input
            Start, Zero, E, clock, reset b
 wire w1, w2, w3, w4, w5, w6;
 wire T0, T1, T2, T3;
 wire set;
 assign Ready = T0;
 assign Incr_R2 = T1;
 assign Shift_left = T2;
 and (Load_regs, T0, Start);
 not (set, reset_b);
 DFF_S M0 (T0, D0, clock, set);
                                     // Note: reset action must initialize S_idle = 4'b0001
 DFF M1 (T1, D1, clock, reset_b);
 DFF M2 (T2, D2, clock, reset_b);
 DFF M3 (T3, D3, clock, reset b);
 not (Start_b, Start);
 and (w1, T0, Start_b);
 and (w2, T1, Zero);
 or (D0, w1, w2);
```

```
and (w3, T0, Start);
 and (w4, T3, E);
 or (D1, w3, w4);
 not (Zero_b, Zero);
 not (E b, E);
 and (w5, T1, Zero b);
 and (w6, T3, E_b);
 or (D2, w5, w6);
 buf (D3, T2);
endmodule
module DFF (output req Q, input D, clock, reset b);
 always @ (posedge clock, negedge reset b)
  if (reset b == 0) Q \leq 0;
  else Q <= D:
endmodule
module DFF S (output reg Q, input D, clock, set);
 always @ (posedge clock, posedge set)
  if (set == 1) Q <= 1;
  else Q <= D;
endmodule
(c)
// Test plan for Control Unit
// Verify that state enters S idle with reset b asserted.
// With reset b de-asserted, verify that state enters S 1 and asserts Load Regs when
// Start is asserted.
// Verify that Incr R2 is asserted in S 1.
// Verify that state returns to S idle from S 1 if Zero is asserted.
// Verify that state goes to S 2 if Zero is not asserted.
// Verify that Shift left is asserted in S 2.
// Verify that state goes to S 3 from S 2 unconditionally.
// Verify that state returns to S_2 from S_3 id E is not asserted.
// Verify that state goes to S 1 from S 3 if E is asserted.
// Test bench for One-Hot Control Unit
module t_Control_Unit ();
 wire Ready, Load regs, Incr R2, Shift left;
 reg Start, Zero, E, clock, reset b;
 wire [3: 0] state = {M0.T3, M0.T2, M0.T1, M0.T0};
                                                        // Observe one-hot state bits
 Controller_Gates_1Hot M0 (Ready, Load_regs, Incr_R2, Shift_left, Start, Zero, E, clock, reset_b);
 initial #250 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial begin reset b = 0; #2 reset b = 1; end
 initial fork
  Zero = 1;
  E = 0;
  Start = 0;
  #20 Start = 1;// Cycle from S idle to S 1
  #80 Start = 0;
  #70 Zero = 0;
                    // S idle to S 1 to S 2 to S 3 and cycle to S 2.
                   // Cycle to S 3 to S 1 to S 2 to S 3
  #130 E = 1;
  #150 Zero = 1; // Return to S idle
 join
endmodule
```

Note: simulation results match those for Prob. 8.34(d). See Prob. 8.34(c) for annotations.



#### (d) Datapath unit detail:




```
// Datapath unit – structural model
module Datapath STR
\#(parameter dp width = 8, R2 width = 4)
 output [R2 width -1: 0] count, output E, output Zero, input [dp width -1: 0] data,
 input Load regs, Shift left, Incr R2, clock, reset b);
 supply1 pwr;
 supply0 gnd;
 wire [dp width -1: 0] R1 Dbus, R1;
 wire [R2_width -1: 0] R2_Dbus;
 wire DR1_0, DR1_1, DR1_2, DR1_3, DR1_4, DR1_5, DR1_6, DR1_7;
 wire R1_0, R1_1, R1_2, R1_3, R1_4, R1_5, R1_6, R1_7;
 wire R2 0, R2 1, R2 2, R2 3;
 wire [R2 width -1: 0] R2 = {R2 3, R2 2, R2 1, R2 0};
 assign count = {R2_3, R2_2, R2_1, R2_0};
 assign R1 = { R1_7, R1_6, R1_5, R1_4, R1_3, R1_2, R1_1, R1_0};
 assign DR1 0 = R1 Dbus[0];
 assign DR1_1 = R1_Dbus[1];
 assign DR1 2 = R1 Dbus[2];
 assign DR1_3 = R1_Dbus[3];
 assign DR1 4 = R1 Dbus[4];
 assign DR1_5 = R1_Dbus[5];
 assign DR1 6 = R1 Dbus[6];
 assign DR1_7 = R1_Dbus[7];
 nor (Zero, R1 0, R1 1, R1 2, R1 3, R1 4, R1 5, R1 6, R1 7);
 DFF D E (E, R1 7, clock, pwr);
 DFF DF 0 (R1 0, DR1 0, clock, pwr);
                                        // Disable reset
 DFF DF_1 (R1_1, DR1_1, clock, pwr);
 DFF DF 2 (R1 2, DR1 2, clock, pwr);
 DFF DF 3 (R1 3, DR1 3, clock, pwr);
 DFF DF 4 (R1 4, DR1 4, clock, pwr);
 DFF DF_5 (R1_5, DR1_5, clock, pwr);
 DFF DF_6 (R1_6, DR1_6, clock, pwr);
 DFF DF_7 (R1_7, DR1_7, clock, pwr);
 DFF S DR 0 (R2 0, DR2 0, clock, Load regs); // Load regs (set) drives R2 to all ones
 DFF_S DR_1 (R2_1, DR2_1, clock, Load_regs);
 DFF S DR 2 (R2 2, DR2 2, clock, Load regs);
 DFF_S DR_3 (R2_3, DR2_3, clock, Load_regs);
 assign DR2_0 = R2_Dbus[0];
 assign DR2 1 = R2 Dbus[1];
 assign DR2 2 = R2 Dbus[2];
 assign DR2 3 = R2 Dbus[3];
 wire [1: 0] sel = {Shift left, Load regs};
 wire [dp_width -1: 0] R1_shifted = {R1_6, R1_5, R1_4, R1_3, R1_2, R1_1, R1_0, 1'b0};
 wire [R2 width -1: 0] sum = R2 + 4'b0001;
 Mux8 4 x 1 M0 (R1 Dbus, R1, data, R1 shifted, R1, sel);
 Mux4 2 x 1 M1 (R2 Dbus, R2, sum, Incr R2);
endmodule
```


```
module Mux8 4 x 1 #(parameter dp width = 8) (output reg [dp width -1: 0] mux out,
  input [dp width -1: 0] in0, in1, in2, in3, input [1: 0] sel);
  always @ (in0, in1, in2, in3, sel)
    case (sel)
     2'b00: mux_out = in0;
     2'b01: mux out = in1;
     2'b10: mux out = in2;
     2'b11: mux out = in3;
    endcase
 endmodule
 module Mux4_2_x_1 #(parameter dp_width = 4) (output [dp_width -1: 0] mux_out,
  input [dp width -1: 0] in0, in1, input sel);
   assign mux out = sel ? in1: in0;
endmodule
// Test Plan for Datapath Unit:
// Demonstrate action of Load regs
     R1 gets data, R2 gets all ones
// Demonstrate action of Incr R2
// Demonstrate action of Shift left and detect E
// Test bench for datapath
module t Datapath Unit
#(parameter dp_width = 8, R2_width = 4)
( );
 wire [R2 width -1: 0] count;
                           E, Zero;
 wire
 reg [dp width -1: 0] data;
                          Load regs, Shift left, Incr R2, clock, reset b;
 Datapath STR M0 (count, E, Zero, data, Load regs, Shift left, Incr R2, clock, reset b);
 initial #250 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial begin reset b = 0; #2 reset b = 1; end
 initial fork
  data = 8'haa;
  Load_regs = 0;
  Incr_R2 = 0;
  Shift left = 0;
  #10 Load regs = 1:
  #20 Load regs = 0;
  #50 Incr R2 = 1;
  #120 Incr R2 = 0;
  #90 Shift left = 1;
  #200 Shift left = 0:
 ioin
endmodule
// Integrated system
module Count Ones Gates 1 Hot STR
# (parameter dp_width = 8, R2_width = 4)
 output [R2_width -1: 0] count,
 input [dp_width -1: 0] data,
 input
               Start, clock, reset b
);
 wire
        Load regs, Incr R2, Shift left, Zero, E;
 Controller Gates 1Hot M0 (Ready, Load regs, Incr R2, Shift left, Start, Zero, E, clock, reset b);
 Datapath STR M1 (count, E, Zero, data, Load regs, Shift left, Incr R2, clock, reset b);
endmodule
```

```
// Test plan for integrated system
// Test for data values of 8'haa, 8'h00, 8'hff.
// Test bench for integrated system
module t_count_Ones_Gates_1_Hot_STR ();
 parameter dp width = 8, R2 width = 4;
 wire [R2 width -1: 0] count;
 reg [dp width -1: 0] data;
 reg Start, clock, reset b;
 wire [3: 0] state = {M0.M0.T3, M0.M0.T2, M0.M0.T1, M0.M0.T0};
 Count Ones Gates 1 Hot STR M0 (count, data, Start, clock, reset b);
 initial #700 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial begin reset_b = 0; #2 reset_b = 1; end
 initial fork
  data = 8'haa;
                   // Expect count = 4
  Start = 0;
  #20 Start = 1;
  #30 Start = 0;
  #40 data = 8'b00;
                       // Expect count = 0
  #250 Start = 1;
  #260 Start = 0:
  #280 data = 8'hff;
  #280 Start = 1;
  #290 Start = 0;
 join
endmodule
```


Note: The simulation results show tests of the operations of the datapath independent of the control unit, so count does not represent the number of ones in the data.



Simulations results for the integrated system match those shown in Prob. 8.34(e). See those results for additional annotation.



#### **8.37** (a) ASMD chart:




#### (b) RTL model:

```
assign Zero = ~|R1;
 always @ (posedge clock, negedge reset b)
  beain
   if (reset b == 0) begin R1 <= 0; R2 <= 0; end else begin
    if (Load regs) begin R1 <= data; R2 <= 0; end
     if (Add shift) begin R1 <= R1 >> 1; R2 <= R2 + R1[0]; end // concurrent operations
   end
  end
endmodule
// Test plan for datapath unit
// Verify active-low reset action
// Test for action of Add shift
// Test for action of Load regs
module t Datapath Unit 2 Beh();
 parameter R1 size = 8, R2 size = 4;
 wire [R2 size -1: 0] count;
 wire
                       Zero:
 reg [R1 size -1: 0] data;
 reg
                       Load_regs, Add_shift, clock, reset_b;
 Datapath Unit 2 Beh M0 (count, Zero, data, Load regs, Add shift, clock, reset b);
 initial #1000 $finish:
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial fork
  #1 \text{ reset b} = 1;
  #3 reset b = 0;
  #4 reset b = 1;
 ioin
 initial fork
  data = 8'haa;
  Load regs = 0;
  Add shift = 0;
  #10 Load regs = 1;
  #20 Load regs = 0;
  #50 Add shift = 1;
  #150 Add shift = 0;
 ioin
```

Note that the operations of the datapath unit are tested independent of the controller, so the actions of *Load\_regs* and *add\_shift* and the value of *count* do not correspond to *data*.

endmodule



```
module Controller 2 Beh (
 output
              Ready,
 output reg
              Load regs,
              Add shift,
 input
              Start, Zero, clock, reset_b
);
 parameter
              S idle = 0, S running = 1;
 reg
              state, next state;
 assign
              Ready = (state == S idle);
 always @ (posedge clock, negedge reset b)
  if (reset b == 0) state <= S idle;
  else state <= next state;
 always @ (state, Start, Zero) begin
  next state = S idle;
  Load regs = 0;
  Add shift = 0;
  case (state)
   S idle:
                  if (Start) begin Load_regs = 1; next_state = S_running; end
   S running:
                  if (Zero) next state = S idle;
                  else begin Add shift = 1; next state = S running; end
  endcase
 end
endmodule
module t Controller 2 Beh ();
 wire Ready, Load regs, Add shift;
 reg Start, Zero, clock, reset b;
 Controller 2 Beh M0 (Ready, Load regs, Add shift, Start, Zero, clock, reset b);
 initial #250 $finish:
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial begin reset b = 0; #2 reset b = 1; end
 initial fork
  Zero = 1;
  Start = 0;
  #20 Start = 1; // Cycle from S idle to S 1
  #80 \text{ Start} = 0:
  #70 Zero = 0; // S_idle to S_1 to S_idle
```

```
#90 Zero = 1; // Return to S_idle join endmodule
```


#40 data = 8'b00; // Expect count = 0

#120 Start = 1; #130 Start = 0;

Note: The state transitions and outputs of the controller match the ASMD chart.

```
Name
  clock
  reset b
  Ready
  Start
  Load regs
  Add shift
  Zero
  state
module Count of Ones 2 Beh #(parameter dp width = 8, R2 width = 4)
 output [R2 width -1: 0] count,
 output Ready,
 input [dp width -1: 0] data,
 input Start, clock, reset b
);
 wire Load regs, Add shift, Zero;
 Controller_2_Beh M0 (Ready, Load_regs, Add_shift, Start, Zero, clock, reset_b);
 Datapath Unit 2 Beh M1 (count, Zero, data, Load regs, Add shift, clock, reset b);
endmodule
// Test plan for integrated system
// Test for data values of 8'haa, 8'h00, 8'hff.
// Test bench for integrated system
module t_Count_Ones_2_Beh ();
 parameter dp width = 8, R2 width = 4;
 wire [R2 width -1: 0] count;
 reg [dp width -1: 0] data;
 reg Start, clock, reset_b;
 Count of Ones 2 Beh M0 (count, Ready, data, Start, clock, reset b);
 initial #700 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial begin reset b = 0; #2 reset b = 1; end
 initial fork
  data = 8'haa;
                     // Expect count = 4
  Start = 0;
  #20 Start = 1;
  #30 Start = 0:
```

```
#140 data = 8'hff;
#160 Start = 1;
#170 Start = 0;
join
endmodule
```



(c)  $T_0$ ,  $T_1$  are to be asserted when the state is in  $S_idle$ ,  $S_running$ , respectively. Let D0, D1 denote the inputs to the one-hot flip-flops.

```
D_0 = T_0 Start' + T_1 Zero


D_1 = T_0 Start + T_1 E'
```

(d) Gate-level one-hot controller

```
module Controller_2_Gates_1Hot
 output
              Ready, Load regs, Add shift,
 input
              Start, Zero, clock, reset b
 wire w1, w2, w3, w4;
 wire T0, T1;
 wire set;
 assign Ready = T0;
 assign Add shift = T1;
 and (Load_regs, T0, Start);
 not (set, reset b);
 DFF_S M0 (T0, D0, clock, set);
                                   // Note: reset action must initialize S idle = 2'b01
 DFF M1 (T1, D1, clock, reset b);
 not (Start_b, Start);
 not (Zero_b, Zero);
 and (w1, T0, Start_b);
 and (w2, T1, Zero);
 or (D0, w1, w2);
 and (w3, T0, Start);
 and (w4, T1, Zero b);
 or (D1, w3, w4);
endmodule
```

```
module DFF (output reg Q, input D, clock, reset b);
 always @ (posedge clock, negedge reset b)
  if (reset b == 0) Q \le 0;
  else Q <= D:
endmodule
module DFF S (output reg Q, input D, clock, set);
 always @ (posedge clock, posedge set)
  if (set == 1) Q <= 1;
  else Q <= D;
endmodule
// Test plan for Control Unit
// Verify that state enters S idle with reset b asserted.
// With reset b de-asserted, verify that state enters S running and asserts Load Regs when
// Start is asserted.
// Verify that state returns to S idle from S running if Zero is asserted.
// Verify that state goes to S running if Zero is not asserted.
// Test bench for One-Hot Control Unit
module t Control Unit ();
 wire
              Ready, Load regs, Add shift;
              Start, Zero, clock, reset b;
 req
 wire [3: 0] state = {M0.T1, M0.T0};
                                         // Observe one-hot state bits
 Controller 2 Gates 1Hot M0 (Ready, Load regs, Add shift, Start, Zero, clock, reset b);
 initial #250 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial begin reset b = 0; #2 reset b = 1; end
 initial fork
  Zero = 1:
  Start = 0:
  #20 Start = 1; // Cycle from S idle to S 1
  #80 \text{ Start} = 0:
  #70 Zero = 0; // S idle to S 1 to S idle
  #90 Zero = 1; // Return to S idle
 join
endmodule
```

Simulation results show that the controller matches the ASMD chart.




#### // Datapath unit – structural model

```
module Datapath 2 STR
\#(parameter dp width = 8, R2 width = 4)
 output [R2 width -1: 0]
                           count,
                           Zero,
 output
 input [dp_width -1: 0]
                           data.
 input
                          Load_regs, Add_shift, clock, reset_b);
 supply1
                           pwr;
 supply0
                           gnd;
 wire [dp width -1: 0] R1 Dbus, R1;
 wire [R2 width -1: 0] R2 Dbus;
 wire DR1 0, DR1 1, DR1 2, DR1 3, DR1 4, DR1 5, DR1 6, DR1 7;
 wire R1_0, R1_1, R1_2, R1_3, R1_4, R1_5, R1_6, R1_7;
 wire R2 0, R2 1, R2 2, R2 3;
 wire [R2_width -1: 0] R2 = {R2_3, R2_2, R2_1, R2_0};
 assign count = {R2_3, R2_2, R2_1, R2_0};
 assign R1 = { R1_7, R1_6, R1_5, R1_4, R1_3, R1_2, R1_1, R1_0};
 assign DR1 0 = R1 Dbus[0];
 assign DR1_1 = R1_Dbus[1];
 assign DR1 2 = R1 Dbus[2];
 assign DR1 3 = R1 Dbus[3];
 assign DR1 4 = R1 Dbus[4];
 assign DR1_5 = R1_Dbus[5];
 assign DR1_6 = R1_Dbus[6];
 assign DR1 7 = R1 Dbus[7];
 nor (Zero, R1_0, R1_1, R1_2, R1_3, R1_4, R1_5, R1_6, R1_7);
 not (Load_regs_b, Load_regs);
 DFF DF_0 (R1_0, DR1_0, clock, pwr);
                                        // Disable reset
 DFF DF_1 (R1_1, DR1_1, clock, pwr);
 DFF DF_2 (R1_2, DR1_2, clock, pwr);
 DFF DF 3 (R1 3, DR1 3, clock, pwr);
 DFF DF 4 (R1 4, DR1 4, clock, pwr);
 DFF DF_5 (R1_5, DR1_5, clock, pwr);
 DFF DF_6 (R1_6, DR1_6, clock, pwr);
 DFF DF_7 (R1_7, DR1_7, clock, pwr);
```

```
DFF DR_0 (R2_0, DR2_0, clock, Load_regs_b); // Load_regs (set) drives R2 to all ones DFF DR_1 (R2_1, DR2_1, clock, Load_regs_b); DFF DR_2 (R2_2, DR2_2, clock, Load_regs_b); DFF DR_3 (R2_3, DR2_3, clock, Load_regs_b); assign DR2_0 = R2_Dbus[0]; assign DR2_1 = R2_Dbus[1]; assign DR2_2 = R2_Dbus[2]; assign DR2_3 = R2_Dbus[3]; wire [1: 0] sel = {Add_shift, Load_regs}; wire [dp_width -1: 0] R1_shifted = {1'b0, R1_7, R1_6, R1_5, R1_4, R1_3, R1_2, R1_1}; wire [R2_width -1: 0] sum = R2 + {3'b000, R1[0]}; Mux8_4_x_1 M0 (R1_Dbus, R1, data, R1_shifted, R1, sel); Mux4_2_x_1 M1 (R2_Dbus, R2, sum, Add_shift); endmodule
```


```
module Mux8 4 x 1 #(parameter dp width = 8) (output reg [dp width -1: 0] mux out,
   input [dp width -1: 0] in0, in1, in2, in3, input [1: 0] sel);
   always @ (in0, in1, in2, in3, sel)
    case (sel)
     2'b00: mux_out = in0;
     2'b01: mux out = in1;
     2'b10: mux out = in2;
     2'b11: mux out = in3;
    endcase
  endmodule
  module Mux4_2_x_1 #(parameter dp_width = 4) (output [dp_width -1: 0] mux_out,
   input [dp width -1: 0] in0, in1, input sel);
   assign mux out = sel ? in1: in0;
endmodule
// Test Plan for Datapath Unit:
// Demonstrate action of Load regs
// R1 gets data, R2 gets all ones
// Demonstrate action of Incr R2
// Demonstrate action of Add shift and detect Zero
// Test bench for datapath
module t Datapath Unit
\#(parameter dp width = 8, R2 width = 4)
();
 wire [R2 width -1: 0] count;
 wire
                       Zero;
 reg [dp width -1: 0]
                       data;
                       Load regs, Add shift, clock, reset b;
   reg
 Datapath 2 STR M0 (count, Zero, data, Load regs, Add shift, clock, reset b);
 initial #250 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial begin reset b = 0; #2 reset_b = 1; end
 initial fork
  data = 8'haa:
  Load regs = 0;
  Add shift = 0:
  #10 \overline{\text{Load regs}} = 1;
  #20 Load regs = 0;
  #50 Add shift = 1;
  #140 Add shift = 0;
 ioin
```

endmodule



// Integrated system

```
module Count Ones 2 Gates 1Hot STR
\# (parameter dp width = 8, R2 width = 4)
 output [R2 width -1: 0] count,
 input [dp_width -1: 0] data,
 input
                Start, clock, reset b
);
        Load regs, Add shift, Zero;
 Controller 2 Gates 1Hot M0 (Ready, Load regs, Add shift, Start, Zero, clock, reset b);
 Datapath_2_STR M1 (count, Zero, data, Load_regs, Add_shift, clock, reset_b);
endmodule
// Test plan for integrated system
// Test for data values of 8'haa, 8'h00, 8'hff.
// Test bench for integrated system
module t_Count_Ones_2_Gates_1Hot_STR ();
 parameter
                       dp width = 8, R2 width = 4;
 wire [R2_width -1: 0] count;
 reg [dp_width -1: 0]
                       data;
 reg
                       Start, clock, reset b;
 wire [1: 0]
                       state = {M0.M0.T1, M0.M0.T0};
Count Ones 2 Gates 1Hot STR M0 (count, data, Start, clock, reset b);
 initial #700 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial begin reset b = 0; #2 reset b = 1; end
 initial fork
  data = 8'haa:
                   // Expect count = 4
  Start = 0;
  #20 Start = 1;
  #30 Start = 0:
  #40 data = 8'b00;
                      // Expect count = 0
  #120 Start = 1;
  #130 Start = 0;
  #150 data = 8'hff;
                      // Expect count = 8
  #200 Start = 1;
  #210 Start = 0:
 join
endmodule
```




```
8.38
```

```
module Prob_8_38 (
                     Sum,
 output reg [7: 0]
 output reg
                     Car Bor,
 input [7: 0]
                     Data A, Data B);
 reg [7: 0]
                     Reg A, Reg B;
 always @ (Data A, Data B)
   case ({Data_A[7], Data_B[7]})
                                                        // ++, --
    2'b00, 2'b11:
                          \{Car\ Bor, Sum[6: 0]\} = Data\ A[6: 0] + Data\ B[6: 0];
                         Sum[7] = Data_A[7];
                        end
    default:
                        if (Data_A[6: 0] >= Data_B[6: 0]) begin
                                                                         // +-. -+
                           \{Car\ Bor, Sum[6: 0]\} = Data\ A[6: 0] - Data\ B[6: 0];
                           Sum[7] = Data_A[7];
                          end
                          else begin
                           {Car Bor, Sum[6: 0]} = Data B[6: 0] - Data A[6: 0];
                           Sum[7] = Data_B[7];
                          end
   endcase
endmodule
module t_Prob_8_38 ();
 wire [7: 0]
              Sum;
 wire
              Car Bor;
              Data A, Data B;
 reg [7: 0]
 wire [6: 0]
             Mag_A, Mag_B;
 assign
              Mag A = M0.Data A[6: 0];
                                                 // Hierarchical dereferencing
              Mag B = M0.Data B[6: 0];
 assign
              Sign_A = M0.Data_A[7];
 wire
              Sign_B = M0.Data_B[7];
 wire
 wire
              Sign = Sum[7];
 wire [7: 0]
             Mag = Sum[6: 0];
 Prob 8 38 M0 (Sum, Car Bor, Data A, Data B);
```


initial #650 \$finish;


#### initial fork

```
// Addition
                                        // A
                                                 В
  #0 begin Data A = {1'b0, 7'd25}; Data B = {1'b0, 7'd10}; end
                                                                         //+25, +10
  #40 begin Data A = \{1'b1, 7'd25\}; Data B = \{1'b1, 7'd10\}; end
                                                                         // -25, -10
  #80 begin Data A = \{1'b1, 7'd25\}; Data B = \{1'b0, 7'd10\}; end
                                                                         // -25, +10
  #120 begin Data A = {1'b0, 7'd25}; Data B = {1'b1, 7'd10}; end
                                                                         // 25, -10
                                // B
  #160 begin Data B = {1'b0, 7'd25}; Data A = {1'b0, 7'd10}; end
                                                                         //+25, +10
  #200 begin Data B = {1'b1, 7'd25}; Data A = {1'b1, 7'd10}; end
                                                                         // -25, -10
  #240 begin Data B = {1'b1, 7'd25}; Data A = {1'b0, 7'd10}; end
                                                                         // -25, +10
  #280 begin Data B = \{1'b0, 7'd25\}; Data A = \{1'b1, 7'd10\}; end
                                                                         // +25, -10
  // Addition of matching numbers
  #320 begin Data_A = {1'b1,7'd0}; Data_B = {1'b1,7'd0}; end
                                                                         // -0, -0
  #360 begin Data A = \{1'b0,7'd0\}; Data B = \{1'b0,7'd0\}; end
                                                                         // +0, +0
  #400 begin Data A = \{1'b0,7'd0\}; Data B = \{1'b1,7'd0\}; end
                                                                         // +0, -0
  #440 begin Data A = \{1'b1,7'd0\}; Data B = \{1'b0,7'd0\}; end
                                                                         // -0, +0
  #480 begin Data B = \{1'b0, 7'd25\}; Data A = \{1'b0, 7'd25\}; end
                                                                         // matching +
  #520 begin Data B = {1'b1, 7'd25}; Data A = {1'b1, 7'd25}; end
                                                                         // matching -
  // Test of carry (negative numbers)
  #560 begin Data A = 8'hf0; Data B = 8'hf0; end
                                                                         // carry - -
  // Test of carry (positive numbers)
  #600 begin Data A = 8'h70; Data B = 8'h70; end
                                                                         // carry ++
ioin
endmodule
```




#### **8.39** Block diagram and ASMD chart:






```
always @ (posedge clock, negedge reset b)
  if (!reset b) state <= s0; else state <= next state;
 always @ (state, start, zero) begin
  Ld regs = 0;
  Add decr = 0;
  case (state)
            if (start) begin Ld regs = 1; next state = s1; end
   s0:
   s1:
            if (zero) next state = s0; else begin next state = s1; Add decr = 1; end
   default: next state = s0;
  endcase
 end
endmodule
module Datapath_P8_16 (
 output reg
                [15: 0] PR, output zero,
 input
            [7: 0] data AR, data BR, input Ld regs, Add decr, clock, reset b
);
            [7: 0] AR, BR;
 reg
 assign
            zero = \sim( | AR);
 always @ (posedge clock, negedge reset b)
  if (!reset b) begin AR <= 8'b0; BR <= 8'b0; PR <= 16'b0; end
  else begin
   if (Ld regs) begin AR <= data AR; BR <= data BR; PR <= 0; end
   else if (Add decr) begin PR <= PR + BR; AR <= AR -1; end
endmodule
// Test plan – Verify;
// Power-up reset
// Data is loaded correctly
// Control signals assert correctly
// Status signals assert correctly
// start is ignored while multiplying
// Multiplication is correct
// Recovery from reset on-the-fly
module t Prob P8 16;
 wire
            done;
 wire
        [15: 0] PR;
 reg
        [7: 0] data AR, data BR;
            start, clock, reset b;
 reg
 Prob_8_16 M0 (PR, done, data_AR, data_BR, start, clock, reset_b);
 initial #500 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial fork
   reset b = 0;
   #12 \text{ reset b} = 1;
  #40 \text{ reset\_b} = 0;
  #42 reset b = 1;
  #90 reset b = 1;
  #92 reset b = 1;
 join
```

```
initial fork
  #20 \text{ start} = 1;
  #30 \text{ start} = 0;
  #40 start = 1;
  #50 start = 0;
  #120 start = 1;
  #120 \text{ start} = 0;
 join
 initial fork
                        //AR > 0
  data_AR = 8'd5;
  data BR = 8'd20;
  #80 data AR = 8'd3;
  #80 data BR = 8'd9;
  #100 data_AR = 8'd4;
  #100 data_BR = 8'd9;
 join
endmodule
```



8.40

Data\_in[7: 0] Datapath Shift\_in Ready + Shift\_regs  $Got\_Data \leftarrow$ В Add\_regs  $Done\_Product \leftarrow$ Controller Start  $Decr\_P$ Q RunShift\_out Send\_Data reset\_b 8 clockZero Note: Q0 = Q[0]Q0Data\_out[7: 0]



The bytes of data will be read sequentially. Registers Q and B are organized to act as byte-wide parallel shift registers, taking 8 clock cycles to fill the pipe. The least significant byte of the multiplicand enters the most significant byte of Q and then moves through the bytes of Q to enter B, then proceed to occupy successive bytes of B until it occupies the least significant byte of B, and so forth until both B and D are filled. Wait states are used to wait for D and D are D and D and D and D and D and D and D are D and D and D and D and D are D and D and D are D and D and D and D and D are D and D and D and D and D are D and D and D and D and D are D and D and D and D are D and D and D are D and D and D are D and D are D and D are D and D and D are D and D are D and D are D and D are D and D and D and D and D are D and D are D and D are D and D and D are D are D and D are D are D and D are D and D are D are D are D and D are D are D are D and D are D are D and D are D are D are D are D and D are D

```
module Prob 8 40 (
 output [7: 0]
                     Data out,
 output
                    Ready, Got Data, Done Product,
 input
                    Data in,
          [7: 0]
 input
                    Start, Run, Send Data, clock, reset b
);
Controller M0 (
  Ready, Shift in, Got Data, Done Product, Decr P, Add regs, Shift regs, Shift out,
  Start, Run, Send Data, Zero, Q0, clock, reset b
Datapath M1(Data out, Q0, Zero, Data in,
 Start, Shift in, Decr P, Add regs, Shift regs, Shift out, clock
endmodule
module Controller (
  output reg Ready, Shift in, Got Data, Done Product, Decr P, Add regs,
   Shift regs, Shift out,
  input Start, Run, Send Data, Zero, Q0, clock, reset b
);
 parameter S idle = 5'd20,
             S Ld 0 = 5'd0.
             S_Ld_1 = 5'd1,
             S Ld 2 = 5'd2,
              S Ld 3 = 5'd3,
              S Ld 4 = 5'd4
              S_Ld_5 = 5'd5,
             S Ld 6 = 5'd6,
              S Ld 7 = 5'd7,
             S wait 1 = 5'd8, // Wait state
             S_add = 5'd9,
             S Shift = 5'd10,
              S product = 5'd11.
              S wait 2 = 5'd12, // Wait state
             S Send 0 = 5'd13,
             S Send 1 = 5'd14,
             S Send 2 = 5'd15,
             S Send 3 = 5'd16,
             S Send 4 = 5'd17,
             S Send 5 = 5'd18,
             S Send 6 = 5'd19;
 reg [4: 0]
                    state, next state;
 always @ (posedge clock, negedge reset b)
  if (~reset b) state <= S idle; else state <= next state;
 always @ (state, Start, Run, Q0, Zero, Send Data) begin
  next state = S idle;
                                  // Prevent accidental synthesis of latches
  Ready = 0;
  Shift in = 0;
  Shift regs = 0;
  Add regs = 0;
  Decr P = 0:
  Shift out = 0;
  Got Data = 0:
  Done Product = 0;
```

```
case (state)
                 // Assign by exception to default values
   S idle:
                  Ready = 1;
                  if (Start) begin next state = S Ld 0; Shift in = 1; end
   S Ld 0:
                 begin next state = S Ld 1; Shift in = 1; end
   S Ld 1:
                 begin next state = S Ld 2; Shift in = 1; end
   S Ld 2:
                 begin next_state = S_Ld_3; Shift_in = 1; end
   S Ld 3:
                 begin next state = S Ld 4; Shift in = 1; end
   S Ld 4:
                 begin next state = S Ld 5; Shift in = 1; end
   S_Ld_5:
                 begin next_state = S_Ld_6; Shift_in = 1; end
   S Ld 6:
                 begin next_state = S_Ld_7; Shift_in = 1; end
   S Ld 7:
                 begin Got Data = 1;
                  if (Run) next state = S add;
                  else next state = S wait 1;
   S wait 1:
                 if (Run) next state = S add; else next state = S wait 1;
   S add:
                 begin next_state = S_Shift; Decr_P = 1; if (Q0) Add_regs = 1; end
                 begin Shift regs = 1; if (Zero) next state = S product;
   S Shift:
                 else next state = S add; end
   S_product:
                 begin
                  Done_Product = 1;
                  if (Send Data) begin next state = S Send 0; Shift out = 1; end
                  else next state = S wait 2; end
   S wait 2:
                 if (Send Data) begin next state = S Send 0; Shift out = 1; end
                 else next state = S wait 2;
   S Send_0:
                 begin next state = S Send 1; Shift out = 1; end
   S Send 1:
                 begin next state = S Send 2; Shift out = 1; end
   S Send 2:
                 begin next state = S Send 3; Shift out = 1; end
   S Send 3:
                 begin next state = S Send 4; Shift out = 1; end
   S Send 4:
                 begin next_state = S_Send_5; Shift_out = 1; end
                 begin next_state = S_Send_6; Shift_out = 1; end
   S_Send_5:
                 begin next state = S idle; Shift out = 1; end
   S Send 6:
   default:
                 next state = S idle;
  endcase
 end
endmodule
module Datapath #(parameter dp width = 32, P width = 6) (
 output [7: 0]
                     Data out,
                     Q0, Zero,
 output
input
          [7: 0]
                     Data in,
 input
                     Start, Shift in, Decr P, Add regs, Shift regs, Shift out, clock
);
      [dp_width - 1: 0]
                            A, B, Q;
                                                 // Sized for datapath
 reg
                            C;
 reg
                            P:
 reg [P_width - 1: 0]
 assign
                            Q0 = Q[0];
 assign
                            Zero = (P == 0);
                                                    // counter is zero
                            Data out = \{C, A, Q\};
 assign
 always @ (posedge clock) begin
  if (Shift_in) begin
   P <= dp width;
   A \le 0;
   C \le 0;
   B[7: 0]
             <= B[15: 8];
                               // Treat B and Q registers as a pipeline to load data bytes
   B[15: 8]
             <= B[ 23: 16];
   B[23: 16] <= B[31: 24];
   B[31: 24] <= Q[7: 0];
             <= Q[15: 8];
   Q[7: 0]
```

```
Q[15: 8] <= Q[ 23: 16];
    Q[23: 16] <= Q[31: 24];
    Q[31: 24] <= Data_in;
  end
  if (Add regs) \{C, A\} \leq A + B;
  if (Shift regs) {C, A, Q} <= {C, A, Q} >> 1;
  if (Decr P) P \leq P - 1;
  if (Shift out) begin \{C, A, Q\} \le \{C, A, Q\} >> 8; end
 end
endmodule
module t_Prob_8_40;
                                               // Width of datapath
 parameter
                      dp width = 32;
 wire [7: 0]
                      Data_out;
 wire
                      Ready, Got Data, Done Product;
 reg
                      Start, Run, Send Data, clock, reset b;
 integer
                      Exp Value;
                      Error;
 reg
 wire [7: 0]
                      Data in;
 reg [dp width -1: 0]
                             Multiplicand, Multiplier;
 reg [2*dp_width -1: 0]
                             Data register;
                                                   // For test patterns
 assign
                             Data_in = Data_register [7:0];
 wire [2*dp_width -1: 0]
                             product;
 assign
                             product = \{M0.M1.C, M0.M1.A, M0.M1.Q\};
 Prob_8_40 M0 (
  Data_out, Ready, Got_Data, Done_Product, Data_in, Start, Run, Send_Data, clock, reset_b
);
 initial #2000 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial fork
  reset b = 1;
  #2 reset_b = 0;
  #3 reset b = 1;
 join
 initial fork
  Start =0:
  Run = 0;
  Send_Data = 0;
  #10 Start = 1;
  #20 Start = 0;
  #50 Run= 1;
                     // Ignored by controller
  #60 Run = 0;
  #120 Run = 1;
  #130 Run = 0;
  #830 Send Data = 1;
  #840 Send Data = 0;
 join
// Test patterns for multiplication
 initial begin
  Multiplicand = 32'h0f 00 00 aa;
  Multiplier = 32'h0a 00 00 ff;
  Data_register = {Multiplier, Multiplicand};
 end
```

// Synchronize input data bytes

initial begin

```
@ (posedge Start)
    repeat (15) begin
    @ (negedge clock)
        Data_register <= Data_register >> 8;
    end
end
endmodule
```


Simulation results: Loading multiplicand (0f0000aa<sub>H</sub>) and multiplier (0a0000ff<sub>H</sub>), 4 bytes each, in sequence, beginning with the least significant byte of the multiplicand.

Note: Product is not valid until  $Done\_Product$  asserts. The value of Product shown here (255<sub>10</sub>) reflects the contents of  $\{C, A, Q\}$  after the multiplier has been loaded, prior to multiplication.


Note: The machine ignores a premature assertion of *Run*.


Note: Got Data asserts at the 8<sup>th</sup> clock after Start asserts, i.e., 8 clocks to load the data.

Note: Product, Multiplier, and Multiplicand are formed in the test bench.




Note: Product (64 bits) is formed correctly






#### 8.41 (a)



(b) HDL model, test bench and simulation results for datapath unit.


```
// Test bench for datapath
module t Datapath unit ();
 wire [15: 0] R0;
 reg [7: 0]
             Data;
 reg
             Clr_P1_P0, Ld_P1_P0, Ld_R0, clock, rst;
 Datapath_unit M0 (R0, Data, Clr_P1_P0, Ld_P1_P0, Ld_R0, clock, rst);
 initial #100 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial begin rst = 0; #2 rst = 1; end
 initial fork
  #20 Clr P1 P0 = 0;
  #20 Ld P1 P0 = 0;
  #20 Ld_R0 = 0;
  #20 Data = 8'ha5;
  #40 Ld_P1_P0 = 1;
  #50 Data = 8'hff;
  #60 Ld P1 P0 = 0;
  #70 Ld R0 = 1;
  #80 Ld R0 = 0;
 join
endmodule
```



(c) HDL model, test bench, and simulation results for the control unit.

module Control\_unit (output reg Clr\_P1\_P0, Ld\_P1\_P0, Ld\_R0, input En, Ld, clock, rst);

```
parameter S idle = 4'b0001, S 1 = 4'b0010, S full = 4'b0100, S wait = 4'b1000;
 reg [3: 0] state, next state;
 always @ (posedge clock)
  if (rst) state <= S_idle;</pre>
  else state <= next state;
 always @ (state, Ld, En) begin
  Clr P1 P0 = 0;
                           // Assign by exception
  Ld P1 P0 = 0;
  Ld R0 = 0;
  next state = S idle;
  case (state)
              if (En) begin Ld_P1_P0 = 1; next_state = S_1; end
   S idle:
              else next_state = S_idle;
   S 1:
              begin Ld P1 P0 = 1; next state = S full; end
   S full:
              if (!Ld) next state = S wait;
              else begin
               Ld R0 = 1;
               if (En) begin Ld P1 P0 = 1; next state = S 1; end
               else begin Clr P1 P0 = 1; next state = S idle; end
              end
   S wait:
              if (!Ld) next_state = S_wait;
              else begin
               Ld R0 = 1;
               if (En) begin Ld P1 P0 = 1; next state = S 1; end
               else begin Clr P1 P0 = 1; next state = S idle; end
              end
              next_state = S_idle;
   default:
  endcase
 end
endmodule
// Test bench for control unit
module t Control unit ();
 wire Clr_P1_P0, Ld_P1_P0, Ld_R0;
 reg En, Ld, clock, rst;
 Control_unit M0 (Clr_P1_P0, Ld_P1_P0, Ld_R0, En, Ld, clock, rst);
 initial #200 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial begin rst = 0; #2 rst = 1; #12 rst = 0; end
 initial fork
  #20 Ld = 0;
  #20 En = 0;
  #30 En = 1; // Drive to S wait
  #70 Ld = 1; // Return to S_1 to S_full tp S_wait
  #80 Ld = 0;
  #100 Ld = 1; // Drive to S_idle
  #100 En = 0;
  #110 En = 0;
  #120 Ld = 0;
 join
endmodule
```




(c) Integrated system Note that the test bench for the integrated system uses the input stimuli from the test bench for the control unit and displays the waveforms produced by the test bench for the datapath unit.:

```
module Prob_8_41 (output [15: 0] R0, input [7: 0] Data, input En, Ld, clock, rst);
wire Clr_P1_P0, Ld_P1_P0, Ld_R0;
Control_unit M0 (Clr_P1_P0, Ld_P1_P0, Ld_R0, En, Ld, clock, rst);
Datapath_unit M1 (R0, Data, Clr_P1_P0, Ld_P1_P0, Ld_R0, clock);
endmodule
```

```
module Control_unit (output reg Clr_P1_P0, Ld_P1_P0, Ld_R0, input En, Ld, clock, rst);
 parameter S idle = 4'b0001, S 1 = 4'b0010, S full = 4'b0100, S wait = 4'b1000;
 reg [3: 0] state, next state;
 always @ (posedge clock)
  if (rst) state <= S idle;
  else state <= next state;
 always @ (state, Ld, En) begin
                            // Assign by exception
  Clr P1 P0 = 0;
  Ld P1 P0 = 0;
  Ld R0 = 0:
  next state = S idle;
  case (state)
   S idle:
              if (En) begin Ld_P1_P0 = 1; next_state = S_1; end
              else next_state = S_idle;
   S_1:
              begin Ld_P1_P0 = 1; next_state = S_full; end
   S_full:
              if (!Ld) next_state = S_wait;
              else begin
               Ld R0 = 1;
               if (En) begin Ld P1 P0 = 1; next state = S 1; end
               else begin Clr P1 P0 = 1; next state = S idle; end
   S wait:
              if (!Ld) next_state = S_wait;
              else begin
```

```
Ld R0 = 1;
               if (En) begin Ld P1 P0 = 1; next state = S 1; end
               else begin Clr P1 P0 = 1; next state = S idle; end
   default:
              next_state = S_idle;
  endcase
 end
endmodule
module Datapath unit
 output reg [15: 0] R0,
 input [7: 0]
                     Data,
 input
                     Clr P1 P0,
                     Ld P1 P0,
                     Ld R0,
                     clock);
 reg [7: 0]
              P1, P0;
 always @ (posedge clock) begin
  if (Clr P1 P0) begin P1 <= 0; P0 <= 0; end
  if (Ld P1 P0) begin P1 <= Data; P0 <= P1; end
  if (Ld R0) R0 <= {P1, P0};
 end
endmodule
// Test bench for integrated system
module t Prob 8 41 ();
 wire [15: 0] R0;
 reg [7: 0]
              Data;
              En, Ld, clock, rst;
 reg
 Prob_8_41 M0 (R0, Data, En, Ld, clock, rst);
 initial #200 $finish;
 initial begin clock = 0; forever #5 clock = ~clock; end
 initial begin rst = 0; #10 rst = 1; #20 rst = 0; end
 initial fork
  #20 Data = 8'ha5;
  #50 Data = 8'hff;
  #20 Ld = 0;
  #20 En = 0;
  #30 En = 1;// Drive to S_wait
  #70 Ld = 1; // Return to \overline{S} 1 to S full tp S wait
  #80 Ld = 0;
  #100 Ld = 1; // Drive to S_idle
  #100 En = 0;
  #110 En = 0;
  #120 Ld = 0;
 join
endmodule
```




#### **CHAPTER 9**

- **9.1 (a)** Asynchronous circuits do not use clock pulses and change state in response to input changes. Synchronous circuits use clock pulses and a change of state occurs in reponse to the clock transition.
  - **(b)** The input signals change one at a time when the circuit is stable.
  - (c) The circuit is in a stable state when the excitation variables (Y) are equal to the secondary variables (y) (see F. 9.1). Unstable otherwise.
  - (d) The total state is the combination of binary values of the internal state and the inputs.


9.2

$Y_1 = x_1 ' x_2 + y_1 x_2$				$Y_2 = x_1 y_2 + x_2$			
$x_1x_2$		$y_1$		1			
$y_1$	$V_2$	00	01	11	10	' '	
	00	00	11	01	00		
	01	00	11	01)	01)	$\begin{bmatrix} \\ \\ \\ \end{bmatrix}_{x_2}$	$x_1 x_2 : 00, 10, 11, 01, 11, 10, 00$
$x_1$	11	00	11)	11)	01		y <sub>1</sub> y <sub>2</sub> : 00, 00, 01, 11, 11, 01, 00
	10	00	11	11	00		
			y	2			

9.3 (a)



**(b)** 



	$x_1x_2$	,		$x_1$		
	$y^{x_1x_2}$	00	01	11	10	
	0	0	0	0	0	
y	1	1	1	1	1	
	_		2	l		

(c)