



Islamic University of Technology

Lab 5

EEE-4484

Digital Electronics and Pulse Techniques

Student ID: 180041120

Name: Md Farhan Ishmam

Date – 23 Jan, 2021

Task – 1: Full Adder Circuit

VHDL:


```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity full_adder is
5  port(
6      A, B, Cin : in STD_LOGIC;
7      S, Cout : out STD_LOGIC
8  );
9  end full_adder;
10
11 architecture gate_level of full_adder is
12
13 begin
14     S <= A XOR B XOR Cin ;
15     Cout <= (A AND B) OR (Cin AND A) OR (Cin AND B) ;
16 end gate_level;
```

Testbench:

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY tb_full_adder IS
5  END tb_full_adder;
6
7  ARCHITECTURE behavioral OF tb_full_adder IS
8
9  COMPONENT full_adder
10
11  PORT(
12      A, B, Cin : IN std_logic;
13      S, Cout : OUT std_logic
14  );
15  END COMPONENT;
16
17  -- Inputs
18  signal A : std_logic := '0';
19  signal B : std_logic := '0';
20  signal Cin : std_logic := '0';
21
22  -- Outputs
23  signal S : std_logic;
24  signal Cout : std_logic;
25
26  BEGIN
27
28  uut: full_adder PORT MAP(
29      A => A,
30      B => B,
31      Cin => Cin,
32      S => S,
33      Cout => Cout
34  );
```

```
36 stim_proc: process
37 begin
38     wait for 30 ns;
39
40     A <= '1';
41     B <= '0';
42     Cin <= '0';
43     wait for 10 ns;
44
45     A <= '0';
46     B <= '1';
47     Cin <= '0';
48     wait for 10 ns;
49
50     A <= '1';
51     B <= '1';
52     Cin <= '0';
53     wait for 10 ns;
54
55     A <= '0';
56     B <= '0';
57     Cin <= '1';
58     wait for 10 ns;
59
60     A <= '1';
61     B <= '0';
62     Cin <= '1';
63     wait for 10 ns;
64
65     A <= '0';
66     B <= '1';
67     Cin <= '1';
68     wait for 10 ns;
69
70     A <= '1';
71     B <= '1';
72     Cin <= '1';
73     wait for 10 ns;
74
75 end process;
76
77 END architecture behavioral;
```

Output:



Task – 2: 1 to 8 Multiplexer

VHDL:

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity demux_1x8 is
5  port(
6      i:in std_logic;
7      s:in std_logic_vector(2 downto 0);
8      o:out std_logic_vector(7 downto 0)
9  );
10 end demux_1x8;
11
12 architecture behavioral of demux_1x8 is
13 begin
14     o(0)<=i when s="000" else '0';
15     o(1)<=i when s="001" else '0';
16     o(2)<=i when s="010" else '0';
17     o(3)<=i when s="011" else '0';
18     o(4)<=i when s="100" else '0';
19     o(5)<=i when s="101" else '0';
20     o(6)<=i when s="110" else '0';
21     o(7)<=i when s="111" else '0';
22 end behavioral;
23
```

Testbench:


```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity tb_demux_1x8 is
5  end tb_demux_1x8;
6
7  architecture behavioral of tb_demux_1x8 is
8
9  component demux_1x8
10 port(
11     i:in std_logic;
12     s:in std_logic_vector(2 downto 0);
13     o:out std_logic_vector(7 downto 0)
14 );
15 end component;
16
17 -- Inputs
18 signal tb_i : std_logic := '0';
19 signal tb_s : std_logic_vector (2 downto 0) := (others => '0');
20
21 -- Outputs
22 signal tb_o : std_logic_vector (7 downto 0) := (others => '0');
23
24 begin
25
26 uut: demux_1x8 port map (
27     i => tb_i,
28     s => tb_s,
29     o => tb_o
30 );
31
32
33 -- stimulus process
34 stim_process: process
35 begin
36     tb_i<='1';
37     wait for 10 ns;
38     tb_s <= "000";
39     wait for 10 ns;
40     tb_s <= "001";
41     wait for 10 ns;
42     tb_s <= "010";
43     wait for 10 ns;
44     tb_s <= "011";
45     wait for 10 ns;
46     tb_s <= "100";
47     wait for 10 ns;
48     tb_s <= "101";
49     wait for 10 ns;
50     tb_s <= "110";
51     wait for 10 ns;
52     tb_s <= "111";
53     wait for 20 ns;
```

```

54     tb_i<='0';
55     wait for 10 ns;
56     tb_s <= "000";
57     wait for 10 ns;
58     tb_s <= "001";
59     wait for 10 ns;
60     tb_s <= "010";
61     wait for 10 ns;
62     tb_s <= "011";
63     wait for 10 ns;
64     tb_s <= "100";
65     wait for 10 ns;
66     tb_s <= "101";
67     wait for 10 ns;
68     tb_s <= "110";
69     wait for 10 ns;
70     tb_s <= "111";
71     wait for 20 ns;
72 end process;
73
74 end architecture behavioral;

```

Output:



Task – 3: 4-bit Arithmetic Logic Unit (ALU)

VHDL:

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4
5  entity ALU_4bit is
6  port (
7      a : in signed(3 downto 0);
8      b : in signed(3 downto 0);
9      s : in STD_LOGIC_VECTOR (1 downto 0);
10     o : out signed(3 downto 0));
11  end ALU_4bit;
12
13  architecture behavioral of ALU_4bit is
14  begin
15  process(a, b, s)
16  begin
17      case s is
18          when "00" => o <= a + b;
19          when "01" => o <= a - b;
20          when "10" => o <= a AND b;
21          when "11" => o <= a OR b;
22          when others => NULL;
23      end case;
24  end process;
25
26  end behavioral;
```


Testbench:


```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.numeric_std.ALL;
4
5  ENTITY tb_ALU_4BIT IS
6  END tb_ALU_4BIT;
7
8  ARCHITECTURE behavioral OF tb_ALU_4BIT IS
9
10     -- Component Declaration for the Unit Under Test (UUT)
11
12     COMPONENT ALU_4BIT
13     PORT (
14         a : IN signed(3 downto 0);
15         b : IN signed(3 downto 0);
16         s : IN std_logic_vector(1 downto 0);
17         o : OUT signed(3 downto 0)
18     );
19 END COMPONENT;
20
21
22 -- Inputs
23 signal tb_a : signed(3 downto 0) := (others => '0');
24 signal tb_b : signed(3 downto 0) := (others => '0');
25 signal tb_s : std_logic_vector(1 downto 0) := (others => '0');
26
27 -- Outputs
28 signal tb_o : signed(3 downto 0);
29
30 BEGIN
31
32     -- Instantiate the Unit Under Test (UUT)
33     uut: ALU_4BIT PORT MAP(
34         a => tb_a,
35         b => tb_b,
36         s => tb_s,
37         o => tb_o
38     );
39
```

```

40  -- Stimulus process
41  stim_proc: process
42  begin
43
44      tb_a <= "1001";
45      tb_b <= "1111";
46
47      tb_s <= "00";
48      wait for 10 ns;
49      tb_s <= "01";
50      wait for 10 ns;
51      tb_s <= "10";
52      wait for 10 ns;
53      tb_s <= "11";
54      wait for 20 ns;
55
56  end process;
57
58  END behavioral;

```

Output:



Task – 4: Synchronous 5-bit Shift Register

VHDL:

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity shift_reg_5bit is
5  port(
6      clk : in std_logic;
7      D : in std_logic_vector(3 downto 0);
8      Q : out std_logic_vector(3 downto 0)
9  );
10 end shift_reg_5bit;
11
12 architecture behavioral of shift_reg_5bit is
13
14 begin
15 process (clk,D)
16 begin
17     if (clk'event and clk='1') then Q <= D;
18     end if;
19 end process;
20
21 end behavioral;
```

Testbench:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity tb_shift_reg_5bit is
5  end tb_shift_reg_5bit;
6
7  architecture behavioral of tb_shift_reg_5bit is
8
9  component shift_reg_5bit
10 port(
11     clk : in std_logic;
12     D : in std_logic_vector(3 downto 0);
13     Q : out std_logic_vector(3 downto 0)
14 );
15 end component;
16
17 signal tb_clk : std_logic;
18 signal tb_D : std_logic_vector(3 downto 0);
19 signal tb_Q : std_logic_vector(3 downto 0);
20 constant clk_period : time := 100 ns;
21
22 begin
23 uut: shift_reg_5bit port map(
24     clk => tb_clk,
25     D => tb_D,
26     Q => tb_Q
27 );
28
29 -- clock process
30 clk_process: process
31 begin
32     tb_clk <= '0';
33     wait for clk_period/2;
34     tb_clk <= '1';
35     wait for clk_period/2;
36 end process;
37
```

```

38  -- stimulus process
39  stim_process: process
40  begin
41      tb_D<="0000";
42      wait for 100 ns;
43      tb_D <= "0100";
44      wait for 100 ns;
45      tb_D <= "1010";
46      wait for 100 ns;
47      tb_D <= "0110";
48      wait for 100 ns;
49  end process;
50
51  end architecture behavioral;
52
53

```

Output:

