Assignment - 01

Name: Md Farihan Cohman

ID: 180041120

Course Name: Digital electronics and pulse techniques

Course Number: EEE 4383

Date of Submission: 22-10-2020

Questions

1. What is Schmitt Trigger (ST)?

Ans: The comparator circuit with hysteresis implemented by applying positive keedback to the non-inventing input of a comparator of differential amplifier is called schmitt Trigger (ST). It's called 'trigger' because the output will keep its value until input changes sufficiently.

2. Why is it wed?

Ans: Comparators one not limited by output slew reate and transmission times are in order of nanoseconds. Because comparators are, by nature, very fast. They have sensible inputs because of very high gains and so, ting changes in input can cause big changes in output.

The problem gets worse when it is required to maintain a stable output. The input also has a lot of noise which can change the output signal.

The Remedy is to use hysterisis. In this case, with addition of a signal register before the inventing terminals. That is aby Schmitt triggers are used.

3. Draw Inventing Schmitt Triggen circuit.




Fig : Governting Schmift Triggen Cirocait

4. Draw a non-inverting Schmitt Trigger Circuit.




Fig : Non-inventing Schmitt Trigger Cincuit

5. How comparator circuit is utilized in ST circuit?

Ans: A Schmitt trigger is nothing but comparator with positive Redback. In Schmitt trigger when Vin is positive, the output will be low and if Vin is negative, the output will be high. If the input contains noise with a peak of I mV or higher, the comparator will identify zero crossing produced by this noise. If the input is noisy then comparator can be utilized for zero-crossing.

- 6. What do you mean by UTP and LTP. Briefly explain. Ans:
 - VITP: UTP stands for Uppen Triggen Point. For inpt voltage, the value that triggens the ST circuit and causes output voltage to jump from "Low" to "High" state is called Uppen Trigger point on UTP. The input needs to be sufficiently changed for the ST oincuit to triggen. This upper Kimit is UTP.
 - Thigh' to 'Low' state is Lower Trigger Point. For input or Like VTP, & LTP is the sufficient input or LTP.

 Tust like VTP, & LTP is the sufficient input voltage required to charge states but in opposite direction.
 - 7. How ST exhibits hystensis? Elaborate with details.

 Drow diagrams and waveshapes to elucidate explanations.
 - Ans: In the mon-inventing configuration, when the input is higher than the threshold, the output is high and this threshold is UTP. On the other hand, when the input is below another threshold on LTP, the output will also be low. The output rectain its value when the input is between these two threshold values. In this way, the property of hystensis is exhibited by ST circuit.




Fig: The hysterisis loop for Schmitt trigger where T and -T are switching thresholds and M and -M are output voltages.

Herre,
$$UTP = \frac{R_2}{R_1 + R_2} \times V_{sat}$$

$$LTP = \frac{R_2}{R_1 + R_2} \times (-V_{sat})$$

$$V_{hys} = UTP - LTP$$

$$= 2 \times \frac{R_2}{R_1 + R_2} \times V_{sat}$$

$$= 2 \beta \times V_{sat}$$

When $V_{out} = +V_{sat}$, the reference valtage or UTP is given by $UTP = \frac{\left(V_{sat} - V_R\right) \times R_z}{R_1 + R_z} + V_R$ $= \frac{R}{R_1 + R_z} + \frac{R}{R_1 + R_z}$

Similarly, when Yout = - Vsat, the retrease vallage LTP is

$$LTP = \frac{\left(-V_{xt} + V_{R}\right)R_{z}}{R_{i} + R_{z}} + V_{R}$$

$$= -BV_{sat} + \frac{R_{i}V_{R}}{R_{i} + R_{z}}$$

For positive value of VR, the loop is shifted to the night and for negative value, it is shifted to the left. The hystensis voltage Vhys remains the same in both cases.

Non-inventing Schmitt Triggers:

For this implementation, the Kedback is at non-inventing terminal, the inventing terminal is granded and the input valtage is conved to non-inventing input.





Fig: Hystensis loop for non-inventing Schmitt Tinggen



Assuming negatively saturated output, we get negative feedback voltage. The feedback rollage will hold the output in negative saturation until input becomes positive enough to make positive voltage.

$$V_{t} = \frac{\left(-V_{sut} - V_{in}\right)}{R_{i} + R_{z}} R_{z} + V_{in}$$

$$= \frac{R_{i}}{R_{i} + R_{z}} \times \left(-\frac{R_{i} V_{sut}}{R_{i}}\right) + V_{in}$$

When V_{in} is in negative with magnitude greaters than $\binom{R_2}{R_i} \times V_{sat}$ then the output switches to V_{sat} . Therefore

$$LTP = -\frac{R_z}{R_1} V_{sat} = -\beta V_{sat}$$

Herre,
$$V_{hys} = UTP - LTP$$

$$= \beta V_{sat} - (-\beta V_{sat})$$

$$= 2\beta V_{sat}.$$

- 8. Mention 5 applications of Schmitt Trigger circuit. Ans:
 - (i) Schmitt triggers can be used to make simple oscillator Having two thresholds give Schmitt triggers the ability. Rike 555 timer IC to act like predictable oscillators.
 - (ii) Changing sine waves to square waves.
 - (iii) Schmitt triggers are wed as switch debouncers,
- (iv) In signal controlling, it is used to rumove noise from signals.
- (v) Used in throtion generators and saitching power supplies,
- 9. Design a voltage level detector with noise immunity according to given condition.

Ans:

In our voltage level detector, an inventing configuration is required for the triggerned action. Let the bysteresis voltage be 20% larger than the maximum PP noise voltage.

So, upper trigger level = -2.5+0.12=-2.38V lower trigger level = -2.5-0.12=-2.62V The output levels are VH and VL instead of +Vsat and -Vsat. So, hystensis vallage is

$$V_{hys} = \frac{R_{z}}{R_{1} + R_{2}} (V_{H} - V_{L})$$

$$\Rightarrow \frac{R_{1}'}{R_{z}} \frac{V_{H} - V_{L}}{V_{hys}} = 1 + \frac{R_{1}}{R_{2}}$$

$$\Rightarrow \frac{R_{1}}{R_{2}} = \frac{V_{H} - V_{L}}{V_{hys}} - 1$$

$$\Rightarrow \frac{R_{1}}{R_{2}} = \frac{10 - 0}{0.24} = 40.7$$

The reference voltage Vp can be optained from the expression of LTP,

$$LTP = 3V_{L} + \frac{R_{1}V_{R}}{R_{1}+R_{2}}$$

$$= V_{R} = (1 + \frac{R_{1}}{R_{2}}) LTP$$

$$= V_{R} = (1 + 40.7^{-1}) (-2.62)$$

$$= -2.68 V$$
Heree,
$$LTP = -2.62 V$$

$$V_{L} = 0$$

Here any value of R, and R2 ear be selected that satisfies the ratio 40.7. It is better to we more than 100 k. for sum of R, and R2, and 1.3 k. for pull-up resistor on autput.

The final design can be




Fig: Final Design of Voltage Level Detector