

#### On this Lesson

- Organization of virtual memory systems
- Paging virtual to physical address translation
- Organization of page tables
- Page faults
- Translation Lookaside Buffer
- Multi-level page tables
- Segmentation
- · Caches on virtual memory systems

#### **Virtual Memory**

- Allows the operating system to administer the transfer of data between main memory and secondary memory.
- Provides a mechanism for the operating system to protect data between users.
- Allows the execution of programs that are larger than the installed physical memory
- Facilitates multiprocessing

#### **Memory Terms**

#### Virtual Memory (Primary Memory)

- Is the architectural memory, the memory space that can be accessed by fetch/load/store operations of a machine code program.
- It has  $\mathbf{2}^n$  memory locations, where  $\mathbf{n}$  is the number of bits needed to specify a memory address.


#### **Physical Memory**

- Is the RAM memory physically installed in a computer.
- It has  $2^m$  memory locations, where m could be less than n.

#### Secondary Memory


- Is the memory where programs are permanently stored.
- It has  $2^z$  memory locations, where z is significantly larger than n or m.
- It is non-volatile

# Memory Spaces CPU MMU Virtual address Primary (Physical Memory) Physical Memory Physical Memory Physical Memory Physical Memory Physical Memory Physical Memory



#### **Paging**

- Is the mechanism that facilitates the mapping of virtual addresses to physical addresses and the transfer of pages between physical memory and secondary memory.
- Mapping of virtual addresses to physical addresses is accomplished by mean of a page table that is resident in primary memory.
- Each fetch/load/store access involves two memory accesses, one to the page table and one to access the physical address of the fetch/load/store operation.
- Transfer of pages between secondary memory and physical memory is made on demand (when the pages are needed by a program).



#### **Virtual Address**


· A virtual address is broken into two fields:

Page Offset

- Page refers to a specific block of bytes in memory (virtual or physical).
- Offset specifies a byte within a page.
- The number of bits of the offset and the page depends on the size of the pages.
- \* For a  $2^k$  byte page there are  $2^{n\cdot k}\,(2^q)$  pages. Thus the Offset field is k bits and the Page field is  $n\!\!\cdot\! k$  bits.
- For a 32-bit address and 4K-byte page there are
  - 2<sup>20</sup> (2<sup>32-12</sup>) pages and 2<sup>12</sup> bytes per page
  - 12 bits for the Offset field and 20 bits for the Page field

#### Page Table

• An array with an entry for each page of the virtual space



- Each entry has a series of bits known as control bits and the physical page number corresponding to the virtual page if it resides in physical memory.
- The page table is constructed and managed by the operating system.

#### **Control Bits**

Valid Indicates if the virtual page is in physical memory.

**Dirty** Indicates if the corresponding physical page has been written while in physical memory.

**Read** Indicates if the page can be read by the program that is trying to access it.


**Write** Indicates if the page can be written by the program that is trying to access it.


**Execute** Indicates if the code store in the page can be executed by the program that is trying to access it.

#### Page Table Base Register


- Each program (process) assumes that it has the whole virtual memory space (2<sup>32</sup> bytes in case of the 32-bit ARM architecture)
- Each process has its own page table in primary memory
- The location where the first entry of the page table is located in memory is specified by a Page Table Base Register (PTBR)
- The Page Table Base Register is managed under a privileged operation mode by the operating system (writing to this register is a privileged operation)

12







Another Example: 2<sup>16</sup>-byte virtual memory, 4K-byte page, 2-byte page entry, 8-page physical memory Page Table In which physical address is the V D R W E Physical Page page table entry for virtual page 1 0 1 1 1 0110 4 located? 0001 If PTBR = 1010100000011100: 1 1 0 1 0 0011 0001 = 4x2 + 1010100000011100= 1000 + 1010100000011100 = 1010100000100100 0101 0001 If PTBR = 0000000000000000: 0001 0001 V - Valid = 4x2 + 0000000000000000D - Dirty 12 0 1 0 1 1 0001 = 1000 + 0000000000000000 R - Read = 000000000001000 W - Write E - Execute




Another Example: 216-byte virtual memory, 4K-byte page, 2-byte page entry, 8-page physical memory Page Table From which physical pages is the process allowed to read? 0111 Answer: 0011 6, 5, 2, 0 0001 0001 0001 V - Valid 0001 D - Dirtv W - Write E - Execute

Another Example: 216-byte virtual memory, 4K-byte page, 2-byte page entry, 8-page physical memory Page Table To which physical pages is the process allowed to write? Answer: 0011 6, 7, 3, 5 0001 0001 0010 0001 0001 D - Dirtv 0000 W - Write 0001 E - Execute





Another Example: 2<sup>16</sup>-byte virtual memory, 4K-byte page, 2-byte page entry, 8-page physical memory Page Table Which is the corresponding V D R W E Physical physical address? 1 0 1 1 1 0110 For virtual address: 0001 1001000111011111 1 1 0 1 0 0011 0001 Answer: 00100001110111111 0101 0001 0001 11 0 1 1 0 0 0001 V - Valid D - Dirty 12 0 1 0 1 1 0001 R - Read W - Write E - Execute



Another Example: 216-byte virtual memory, 4K-byte page, 2-byte page entry, 8-page physical memory Page Table Which is the corresponding physical address? 1 0 1 1 1 0110 0111 Answer: 1110100111000000 0011 0001 Physical address: 0001 0001 Not in physical memory 0101 0001 0010 0001 V - Valid 12 0 1 0 1 1 0001 D - Dirtv R - Read 13 1 0 1 0 0 0000 W - Write 0001 E - Execute

Page Fault

Takes place when a virtual page is not in physical memory (valid bit = 0) or when there is a violation of the access permission (Write, Read or Execute bit equal zero).

Generates a exception that enters a privileged mode an transfers control to the operating system. (Prefetch Abort and Data Abort exceptions in ARM).

#### Operating System Intervention on a Page Fault

- Context Switch Stops the faulting process and let another process to run (changes the content of the Page Table Base Register).
- Uses an algorithm to determine a victim in physical memory to place the faulting page.
- If the victim has been written (dirty bit = 1), instructs an I/O
  port to initiate the transfer of the victim page to secondary
  memory.
- After the victim is transferred, instructs and I/O port to initiate the transfer of the faulting page to physical memory into the space previously occupied by the victim page.
- After the page is transferred, places the faulting process back into the execution queue.

Virtual Memory

Reducing Translation Time

Virtual Memory

Page 1

Page 2

Page 2

Page 2

Page 1

Page 1

Page 1

Page 2

#### **Reducing Memory Translation Time**


- A CPU access to memory involves two memory access on a virtual memory system, one to the page table and one to the desired memory location in physical memory.
- On the best scenario (a hit on a cache) each access may take one cycle.
- The access time could be reduced by incorporating a mechanism that can construct the physical address without having to access the page table in physical memory.
- A small fully associative cache of virtual to physical page translations could do the job.
- Such cache is known as a Translation Lookaside Buffer (TLB).

### 

#### **Translation Misses**

- When an address translation results in a miss, the translation is made using the page table in physical memory.
- The resulting translation is placed on the TLB using a cache replacement algorithm.
- If the virtual page is not in physical memory, then a page fault is generated.

\_



#### Memory Space Demand by Page Tables

- Each process running on a CPU with virtual memory requires a page table.
- For a system with a virtual space of  $2^{32}$  bytes and pages of  $2^{10}$  bytes there are  $2^{22}$  pages.
- If each page table entry is 4 bytes then, the space required for the page table is  $2^2 \times 2^2 = 2^{24}$  bytes (16 Mbytes)
- If 50 processes run concurrently on the CPU, a memory space of 50 x 16 Mbytes is required, this is 800 Mbytes, which is close to one forth the total virtual space.

32

#### Alternatives for Reducing the Memory Space Required by Page Tables

- Multi-level page tables
- Segmentation

\*\*Nulti-level Page Tables

\*\*Various levels of address indirection are used to get to the page table that will provide the translation:

\*\*The page field of the virtual address is broken into sub fields corresponding to the different page table levels and an offset.

\*\*Virtual Address\*\*

1st Level Index 2st Level Index 3st Level Index Offset

Table Table Physical Page

\*\*June 1st Level Index Physical Page State Pag


#### **Two-level Page Tables**


- Base Table first level table of base addresses of second level tables (the beginning addresses of the a translation table).
- Translation Table second level table that translates the virtual page to a physical page. Has control bits and physical page fields like a single-level page table.
- The Base Table of a process must reside in physical memory.
- At least one Translation Table must be in physical memory.
- Translation tables are brought to physical memory from secondary memory on demand (like on single-level page tables).


#### Page Faults on Two-level Page Tables

- $\bullet$  Page faults may occur on accesses to either a Base Table  $\sigma$  a Translation Table.
- A page fault on a Base Table requires a transfer of a Translation Table to physical memory.
- A page fault on a Translation Table requires the transfer of a page to main memory.

36







## Memory Space Demand by Multi-level Page Tables • Each process running on a CPU with virtual memory requires a Base Table and at least one Translation Table. • For a system with a virtual space of 2<sup>32</sup> bytes and pages of 2<sup>10</sup> bytes there are 2<sup>22</sup> pages. • If the first and second level fields of the virtual address have 11 bits, and each page table entry is 4 bytes then, the space required for each page table is 2<sup>11</sup> x 2<sup>2</sup> = 2<sup>13</sup> bytes (8 Kbytes)

 If 50 processes run concurrently on the CPU, a minimum memory space of 800 Kbytes (50 x 2 x 8 Kbytes) is required. (1/1000 the size required for a single level table).

Virtual Memory


Segmentation


Virtual Memory


Page 0
Page 1
Page 2
Physical Memory


Page 1
Page 2
Physical Memory


Page 1
Page 2
Page 1
Page 2
Page 1
Page 2
Page 1
Page 2
Page 3
Page 2
Page 3
Page 2
Page 3
Page 4
Page 4
Page 4
Page 4
Page 5
Page 5
Page 5
Page 5
Page 5
Page 6
Page 6
Page 6
Page 6
Page 6
Page 6
Page 7




















#### **Lesson Outcomes**

- Understand the organization of virtual memory systems.
- Understand the process of virtual to physical address translation.
- $\bullet$  Knowhowthe operating system intervenes in a virtual memory system, in particular on a page fault.
- Knowhowmulti-level page tables accomplish address translation.
- $\bullet$  Knowhowaddress translation is accomplished on virtual memory systems that use segmentation.
- Understand how caches are integrated on a virtual memory system.

50