

Cache and Memory Organization

- Caches allocate a portion of the content of main memory.
- $\,^{\bullet}$ The data allocated in the cache is organized in blocks (cache lines) of 2^{\Bbbk} bytes.
- The cache view main memory also as organized in blocks of 2k bytes
- The cache intercepts memory access from the CPU directed to the main memory (loads, stores, fetches)
- ullet CPU addresses are intended for a memory array of 2^n bytes but the caches translate them to its block organization

CACHE Configurations


- There are three cache configurations:
 - Direct Mapped
 - Fully Associative
 - Block-Set Associative
- They differ on how the blocks from main memory are allocate into the cache
- The address provided by the CPU is broken into fields according to the cache configuration.
- The cache management systemmust determine if the CPU address belongs to a block of memory allocated in the cache (a hit) or not (a miss).

Hit and Miss Management


- If there is a hit:
 - The CPU memory request is served from the corresponding block allocated in the cache
- In there is a miss
 - The cache must transfers the corresponding block from memory an places it to the corresponding block in the cache.
 - The CPU memory request is served from the newly allocated block in the cache


10


Every memory block has a specific block in the cache where it can be allocated. Cache Tag Cblock 0 Ilag Cblock 1 Mblock 127 Mblock 128 Mblock 129 Mblock 255 Mblock 256 Mblock 256 Mblock 257





Determining Address Mapping Fields for Direct-Mapped Caches Memory of 2³²bytes, cache of 1024 blocks of 32 bytes each Memory size = 2³², then n=32 Number of cache blocks = 1024 = 2¹⁰, then j=10 Block size = 32 = 2⁵, then k=5 Then, p = n - (j + k) = 32 - (10 + 5) = 17 17 bits 10 bits 5 bits CPU Address Tag Block Byte























Understand why a cache is effective inreducing memory latency Knowhow caches are organized Understand the CPU memory address mapping for the three common cache configurations Understand how to determine if a CPU memory access results in a hit or a miss for any cache configuration