## COA – QUIZ 1

## **Year 2020 – Y19 Batch**

<b>Q.</b> Consider the a condition code fla	addition of -7 and +3, determine which of the following gs are set:
(a) Carry (C)	
(b) Overflow (V)	
(c) Zero (Z)	
(d) Sign (N)	
Q. Consider the forprocessor.	ollowing program segment used to execute on a hypothetical
Instruction	Size (word)
$\mathbf{I}_1$	2
$I_2$	1
$I_3$	1
$I_4$	2
address of 200 and	ram is stored in the byte addressable memory with start d word size is 32-bits. During the execution of instruction I <sub>3</sub> value present in program counter (PC)?
(a) 2016	
(b) 2012	
(c) 2015	
(d) 2017	
Qelements	addressing mode is an efficient way to access linear array
(a) Register Addre	essing Mode
(b) Auto indexed	Addressing Mode
(c) Immediate Add	dressing Mode
(d) Indirect Addre	essing Mode

- **Q.** If a computer system has 612 no. of instruction then how many bits are required to represent opcode field of an instruction format?
- (a) 9 bits
- (b) 10 bits
- (c) 8 bits
- (d) 7 bits
- **Q.** Examine the following statements:
- I: RISC supports variable length of instruction
- II: A compiler has to do lot of work in RISC style.
- III: In RISC style, instruction-decoding logic is complex which of the following is TRUE about RISC Computer?
- (a) I, II and II are true
- (b) I, II and II are false
- (c) I, III are false but II is true
- (d) I, II are true but III is false
- **Q.** Instruction decode (ID) unit:
- (a) determines total number of operations
- (b) identifies type of operation
- (c) specifies addressing mode
- (d) none
- **Q.** In which addressing mode, the address field of instruction gives the address of memory location where the effective address is stored.
- a) Displacement Addressing Mode
- b) Immediate Mode
- c) Direct Addressing Mode

## d) Indirect Addressing Mode

## **Q.** Task of linker is/are

I: translate source code into object code

II: combine all object module to a complete image

III: resolve external & internal references

- (a) I & II
- (b) II & III
- (c) I & III
- (d) I, II & III
- **Q.** Mark the false statement for Assembler Directives:

I: An instruction that will be executed when the object program is run

II: It does not appear in the object program

- (a) Only I
- (b) Only II
- (c) Both false
- (d) None
- **Q.** The smallest integer that can be represented by a 9-bit number in 2's complement form is:
- (a) -255
- (b) -256
- (c) -127
- (d) 0
- **Q.** Consider a machine supports 2-address instructions, a 24-bit instruction is placed in a word-addressable memory consisting of 128 words. The number of possible operations is?
- (a) 1024
- (b) 512
- (c) 128

(d)	2043	R
ιu.	<i>, _</i> UT	U

c) SIMD Architecture

d) MISD Architecture

<b>Q.</b> Result of subtraction of -5 from -7 in the 2's-complement system:
(a) 1 1 1 0
(b) 1010
(c) 1101
(d) 1011
<ul><li>Q. Example of Immediate addressing mode:</li><li>(a) Add R2,R1</li></ul>
(b) Add R2, #5
(c) Add R2, 100(R3)
(d) Add R5, (R2+R3)
<ul> <li>Q. To resolve the forward reference problem in assembly process, we use:</li> <li>a) Loader</li> <li>b) Two-pass assembler</li> <li>c) Op-Assembler</li> <li>d) Debugger</li> </ul>
<b>Q.</b> How many address bits are required to represent 256 G memory:
a) 38bits b) 18bits
c) 48 bits
d) 8bits
<ul><li>Q. Array processor is an example of:</li><li>a) SISD Architecture</li><li>b) MIMD Architecture</li></ul>

<b>Q.</b> decode	Register is used to hold the currently fetched instruction to
a) Memory Buffer l	Register
b) Memory Address	s Register
c) Instruction Regis	eter
d) Program Counter	r
Q. Status of memor	ry is given below.
word 100 contains 3	300
word 200 contains	400
word 300 contains	600
word 400 contains	700
Which of the follow	ving instruction is used to load 600 into the accumulator?
(a) load immediate	300
(b) load indirect 40	0
(c) load immediate	100
(d) load indirect 10	0
Q. For the instruction accessed?	on MOVE R3, R7, how many times will the memory be
a) 0	
b) 1	
c) 2	
d) 3	
address from where	n LOAD R3, 100(R1), what will be the effective memory the operand is fetched? Assume, R1 currently holds 2500 Also instruction is present at memory address 1000.

a) 1000

- b) 2500
- c) 2600
- d) 3000