

## Electronics and Communication Engineering Department The LNMIIT, JAIPUR

Date: 05/12/2017

Digital Circuits and Systems (Endterm Exam)

Maximum Marks: 100

Time: 180 Minutes Student's roll number:

Student's name:

Important Notes: This question paper consists of two sections having six questions in each, that is, total twelve questions. Five questions from each section are required to be answered. All questions carry equal marks.

#### Section I

1. A 10-bit binary data 0011101101 is received, check using even parity Hamming code i). if received data is correct, ii). if there is an error determine the bit position and determine the corrected code and the uncoded message. Leftmost is the starting bit.

Total bits = 10 = 4 parity sits + 6 data

Mo P4 M1 M2 M3 P8 M4 M5


Check if data reciend correctly: -

check for  $P_1 \Rightarrow 0 \perp 1 \perp 10 = 1$  (To make it even) 1 11  $P_2 \Rightarrow 0 \mid 0 \mid 1 \mid = 1$  (Shows error in recive) darks P4 => 1101 = 1 11 P8 = 101


Sum of PI+P2+P4+P8= 1+2+8=7 bit possition from left 7 has ever i.e. m3=1>0

Correct cube is :- |0011100101/ and unevied message - /110001)


[05]



NOR implementation;



NAND implementation:



Page 2

3. Show that the dual of the EX-NOR is equal to EX-OR and show also, using truth table, that a positive logic NAND gate is a negative logic NOR gate.

[05]

Dual of EX-NOR:


assuming inputs X f y, then  $EX-NOR \Rightarrow nOy = n.y + n'y'$   $duel of it :- = (n+y) \cdot (n'+y') = nn' + ny' + n'y + yy'$  = ny' + n'y = nOy = EX-OR

4. Construct a JK flip-flop using a D flip-flop a two-to-one line multiplexer and an inverter.

[05]


Relationship bet " Df JK => D = JQ' + K'Q

to implement this:




5. Construct an eight-to-one line multiplexer using transmission gates and inverters.





6. Find the output timing diagram for the circuit shown in the following figure:

[05]



Non overlaping clock pulses:

- ; sint land good of

# Student's roll number:


### Student's name:

Important Notes: This question paper consists of two sections having six questions in each, that is, total twelve questions. Five questions from each section are required to be answered. All questions carry equal marks.


### Section II


1. Find the output voltage  $V_{out}$  under steady state for the circuit shown in the following figure, where all nodes are discharged to 0V, except the output node  $V_{out}$  which is pre-charged at 5 Volts ( $|V_{th,p}| = V_{th,p} = 1$ V).


[05]



initial Condition:







2. (a) Find Fanout (input and output) and Noise Margin (upper and lower) for TTL series logic gates with following Max. voltage for logic '0' at  $i/p = V_{IL,max} = 25 \text{ V}$ . Max. voltage for logic '0' at  $o/p = V_{OL,max} = 25 \text{ V}$ . Min. voltage for logic '1' at  $i/p = V_{IL,min} = 2 \text{ V}$ . Min. voltage for logic '1' at  $o/p = V_{OL,min} = 0.7 \text{ V}$ .


Max. sourcing current from the i/p of a logic gate=0.1 mA,

Max. sinking current into the i/p of a logic gate=10  $\mu$ A,

Max. sourcing current from the o/p of a logic gate = 400  $\mu$ A,

Max. sinking current into the o/p of a logic gate = 8 mA.

[05]




LOADS fanout: GATE Driver =) LOUIA FANOUT, =


Loads Driver Isource = 0.1 mA 3. Design a memory cell for circuit shown in the following figure with following functions: - The memory cell 1 should select when Sel = '1', The memory cell 2 should select when Sel = '0'.

Operation: When a memory cell is selected, with RD'/WR = '0' the content of the respective memory cell must transfer to the "Content Read Line", and when RD'/WR = '1' the content of the "Content Write Line" transferred into the respective memory cell.

Use logic gates and D-FFs to implement the memory cell.

[05]





TO A TOSA TOSA TOSA E (ALERTOSA)

- 4. The following figure shows the intersection of a main highway with a secondary access road. Vehicle detection sensors are placed along lanes C and D (main road) and lanes A and B (access road). These sensor outputs are low (0) when no vehicle is present and High (1) when a vehicle is present. The intersection traffic light is to be controlled according to the following logic:
  - (1). The east-west (E-W) traffic light will be green whenever both lanes C and D are occupied.
  - (2). The E-W light will be green whenever either C or D is occupied but lanes A and B are not both occupied.
  - (3). The north-south (N-S) light will be green whenever both lanes A and B are occupied but C and D are not
  - (4). The N-S will also be green when either A or B is occupied while C and D are both vacant.
  - (5). The E-W light will be green when no vehicle are present.

Using the sensor outputs A, B, C, and D as inputs, design a logic circuit to control the traffic light. There should be two outputs, N-S and E-W, that go high when the corresponding light is to be green.

\*\*\* use your rough sheets for analysis and write ONLY the truth table and Boolean expression of outputs N-S and E-W as a function of A, B, C, and D in main answer sheet.

[05] A E-w B M-5 D C O G 


> E-w= 2 (0,1,2,3,5,6,7,9,10,11,15) = A'B'+A'D+B'D+A'C+B'C+CD N-S= & (4,8, 12,13,14) = ABD+ ABC+ AC'D+ BC'D' EW OR N-s = '1' for · Varification"


[05]

Page 9 of 10

5. Design a circuit (for the following figure) with input a square wave signal with fundamental frequency  $f_{clk}$  that produces another square wave signal with fundamental frequency  $f_{clk}/6$  as output.

Hint: A square wave signal has 50% duty cycle.






CLR =) viske must "

6. Design expression Y = [A'BC + B'C + C']' with (a) Minimum number of MOS transistors (use PMOS and/or NMOS to implement) (b) Static CMOS logic.

[05]





(after Simplification)



Von ABZ

9 8 transistory