


SIMULATION SCREENSHOTS

TASK-4

1. Moore_fsm.v



```
/d/verilogcodes


HP@LAPTOP-1I469TMH MINGW64 ~
$ cd /d/verilogcodes

HP@LAPTOP-1I469TMH MINGW64 /d/verilogcodes
$ iverilog -o moore_fsm.vvp moore_fsm.v

HP@LAPTOP-1I469TMH MINGW64 /d/verilogcodes
$ iverilog -o moore_fsm_tb.vcd moore_fsm_tb.v moore_fsm.v


HP@LAPTOP-1I469TMH MINGW64 /d/verilogcodes
$ vvp moore_fsm_tb.vcd
VCD info: dumpfile moore_fsm.vcd opened for output.
Time      RESET    X      Y
0          1        0        0
10000     0         1        0
20000     0         0        0
30000     0         1        0
35000     0         1        1
45000     0         1        0
50000     0         0        0
60000     0         1        0
65000     0         1        1
75000     0         1        0
moore_fsm_tb.v:49: $finish called at 80000 (1ps)

HP@LAPTOP-1I469TMH MINGW64 /d/verilogcodes
```



2. Mealy_fsm.v

```
/d/verilogcodes
$
HP@LAPTOP-1I469TMH MINGW64 /d/verilogcodes
$
HP@LAPTOP-1I469TMH MINGW64 /d/verilogcodes
$ iverilog -o mealy_fsm.vvp mealy_fsm.v
HP@LAPTOP-1I469TMH MINGW64 /d/verilogcodes
$ iverilog -o mealy_fsm_tb.vcd mealy_fsm_tb.v mealy_fsm.v
HP@LAPTOP-1I469TMH MINGW64 /d/verilogcodes
$ vvp mealy_fsm_tb.vcd
VCD info: dumpfile mealy_fsm.vcd opened for output.
Time    RESET    X      Y
0        1        0      0
10000    0        1      0
20000    0        0      0
30000    0        1      1
35000    0        1      0
50000    0        0      0
60000    0        1      1
65000    0        1      0
mealy_fsm_tb.v:47: $finish called at 80000 (1ps)
HP@LAPTOP-1I469TMH MINGW64 /d/verilogcodes
$
```



3. Traffic_light.v

```
/d/verilogcodes


[0] start time.
[80000] end time.
MM Destroy

HP@LAPTOP-1I469TMH MINGW64 /d/verilogcodes
$ iverilog -o traffic_light.vvp traffic_light.v

HP@LAPTOP-1I469TMH MINGW64 /d/verilogcodes
$ iverilog -o traffic_light_tb.vcd traffic_light_tb.v traffic_light.v

HP@LAPTOP-1I469TMH MINGW64 /d/verilogcodes
$ vvp traffic_light_tb.vcd
VCD info: dumpfile traffic_light.vcd opened for output.
Time      RESET    RED      YELLOW  GREEN
0          1        1        0        0
10000     0        1        0        0
15000     0        0        0        1
25000     0        0        1        0
35000     0        1        0        0
45000     0        0        0        1
55000     0        0        1        0
65000     0        1        0        0
traffic_light_tb.v:41: $finish called at 70000 (1ps)

HP@LAPTOP-1I469TMH MINGW64 /d/verilogcodes
$
```



4. Sequence_detector.v

```
HP@LAPTOP-1I469TMH MINGW64 /d/verilogcodes
$ iverilog -o sequence_detector_tb.vcd sequence_detector_tb.v sequence_detector.v

HP@LAPTOP-1I469TMH MINGW64 /d/verilogcodes
$ gtkwave sequence_detector.vcd

GTKWave Analyzer v3.3.127 (w)1999-2026 BSI

Error opening .vcd file 'sequence_detector.vcd'.
Why: No such file or directory

HP@LAPTOP-1I469TMH MINGW64 /d/verilogcodes
$ vvp sequence_detector_tb.vcd
VCD info: dumpfile sequence_detector.vcd opened for output.
Time    RESET    X      Y
0        1        0      0
10000    0        1      0
30000    0        0      0
40000    0        1      1
45000    0        1      0
70000    0        0      0
80000    0        1      1
85000    0        1      0
sequence_detector_tb.v:49: $finish called at 100000 (1ps)

HP@LAPTOP-1I469TMH MINGW64 /d/verilogcodes
$ |
```

