



SIMULATION WAVEFORMS

TASK 2

1. Logic gates



2. Half Adder



3. Full Adder

