

S-DES Verilog Implementation

Απόστολος Κονταρίνης

December 2021


Contents

1	Algorithm Analysis	3
1.1	Key Generation	3
1.2	Algorithm	5
1.2.1	Function fk	5
2	Design	8
2.1	Pre Synthesis Simulation	8
2.2	Post Synthesis Timing Simulation	8
2.3	Post Synthesis Functional Simulation	9
2.4	Hierarchical	10
2.5	Timings	11
2.6	Utilization	12
3	Third Party Verification	13

1 Algorithm Analysis

1.1 Key Generation

The Simple DES algorithm has an input key of 10 bits. From this key 2 subkeys are created using the following steps:



Following the steps we derive to:


10 bit key: 9 8 7 6 5 4 3 2 1 0
 P10: 7 5 8 3 6 0 1 9 2 4
 LS-1: 5 8 3 6 7 1 9 2 4 0
 P8: 1 3 9 6 2 7 0 4 ← K1
 LS-2: 3 6 7 5 8 2 4 0 1 9 ← K2
 P8: 2 7 4 5 0 2 9 1 ←

In code:


Key 1: $K1 = key[1], key[3], key[9], key[6], key[2], key[7], key[0], key[4];$
 Key 2: $K2 = key[2], key[7], key[4], key[5], key[0], key[2], key[9], key[1];$

1.2 Algorithm

The Encryption and Decryption of S-DES are the same operation with the opposite sequence of keys.




1.2.1 Function f_k



The insides of the f_k function can be seen here:

By following the steps of the f_k function we arrive at:
 (Rename means that the bits are renamed after their new positions)



$\text{row0}[1] = \text{fk input}[0] \text{ xor } K1[7]$
 $\text{row0}[0] = \text{fk input}[1] \text{ xor } K1[4]$
 $\text{col0}[1] = \text{fk input}[3] \text{ xor } K1[6]$
 $\text{col0}[0] = \text{fk input}[2] \text{ xor } K1[5]$
 $\text{row1}[1] = \text{fk input}[2] \text{ xor } K1[3]$
 $\text{row1}[0] = \text{fk input}[3] \text{ xor } K1[0]$
 $\text{col1}[1] = \text{fk input}[1] \text{ xor } K1[2]$
 $\text{col1}[0] = \text{fk input}[0] \text{ xor } K1[1]$

The S-boxes are 32-bit inputs with the following form:

1 0	3 2	5 4	7 6
9 8	11 10	13 12	15 14
17 16	19 18	21 20	23 22
25 24	27 26	29 28	31 30

S-BOX

31 30 29 28 27 26 25 24 23 22 21 20 19
 18 17 16 15 14 13 12 11 10 9 8 7 6
 5 4 3 2 1 0

The index of each block is:

$$index = 8 * row[1 : 0] + 2 * col[1 : 0] + 0/1$$

Something that can be translated into a 5-bit index. 3 left shifts for the row bits and 1 left shift for the column bits.

S-Box0:

$$index0[4] = row0[1] = fk_input[0] \text{ xor } K1[7]$$

$$index0[3] = row0[0] = fk_input[1] \text{ xor } K1[4]$$

$$index0[2] = col0[1] = fk_input[3] \text{ xor } K1[6]$$

$$index0[1] = col0[0] = fk_input[2] \text{ xor } K1[5]$$

$$index0[0] = 0$$

S-Box1:

$$index1[4] = row1[1] = fk_input[2] \text{ xor } K1[3]$$


$$index1[3] = row1[0] = fk_input[3] \text{ xor } K1[0]$$

$$index1[2] = col1[1] = fk_input[1] \text{ xor } K1[2]$$

$$index1[1] = col1[0] = fk_input[0] \text{ xor } K1[1]$$

$$index1[0] = 0$$


Finally the last 2 steps of the fk function.




2 Design

The Xilinx Vivado Software was used for the Design, Synthesis, Implementation and Pre/Post Synthesis Simulation. The board used is the ZedBoard Zynq Evaluation and Development Kit (xc7z020clg484-1).


2.1 Pre Synthesis Simulation




2.2 Post Synthesis Timing Simulation



2.3 Post Synthesis Functional Simulation



2.4 Hierarchical





2.5 Timings

The maximum delay of the circuit is

$$\max_delay = 12.103 + 2.761 = 14.864$$


The maximum frequency of the design is

$$\max_freq = 1/14.864$$



2.6 Utilization

Resource	Utilization	Available	Utilization %
LUT	82	53200	0.15
FF	24	106400	0.02
IO	99	200	49.50



3 Third Party Verification

A simple online S-DES calculator to verify the above outputs can be found [here](#).