S-DES Verilog Implementation

Απόστολος Κονταρίνης December 2021


Contents

1 A	orithm Analysis
1.	Key Generation
1.	Algorithm
	1.2.1 Function fk
2 D	ign
2	Pre Synthesis Simulation
2	Post Synthesis Timing Simulation
2	Post Synthesis Functional Simulation
2	Hierarchical
2	Timings
2	Utilization

1 Algorithm Analysis

1.1 Key Generation

The Simple DES algorithm has an input key of 10 bits. From this key 2 subkeys are created using the following steps:



Following the steps we derive to:


```
10 bit key: 9 8 7 6 5 4 3 2 1 0
P10: 7 5 8 3 6 0 1 9 2 4
LS-1: 5 8 3 6 7 1 9 2 4 0
P8: 1 3 9 6 2 7 0 4
LS-2: 3 6 7 5 8 2 4 0 1 9
P8: 2 7 4 5 0 2 9 1
```

In code:


```
 \begin{array}{l} \text{Key 1: } K1 = key[1], key[3], key[9], key[6], key[2], key[7], key[0], key[4]; \\ \text{Key 2: } K2 = key[2], key[7], key[4], key[5], key[0], key[2], key[9], key[1]; \\ \end{array}
```

1.2 Algorithm

The Encryption and Decryption of S-DES are the same operation with the opposite sequence of keys.




1.2.1 Function fk




The insides of the fk function can be seen here:

By following the steps of the fk function we arrive at: (Rename means that the bits are renamed after their new positions)



The S-boxes are 32-bit inputs with the following form:



```
The index of each block is:
```


```
index = 8 * row[1:0] + 2 * col[1:0] + 0/1
```

Something that can be translated into a 5-bit index. 3 left shifts for the row bits and 1 left shift for the column bits.

S-Box0:

```
\begin{array}{l} index0[4] = row0[1] = fk\_input[0] \ xor \ K1[7] \\ index0[3] = row0[0] = fk\_input[1] \ xor \ K1[4] \\ index0[2] = col0[1] = fk\_input[3] \ xor \ K1[6] \\ index0[1] = col0[0] = fk\_input[2] \ xor \ K1[5] \\ index0[0] = 0 \\ \text{S-Box1:} \\ index1[4] = row1[1] = fk\_input[2] \ xor \ K1[3] \\ index1[3] = row1[0] = fk\_input[3] \ xor \ K1[0] \\ index1[2] = col1[1] = fk\_input[1] \ xor \ K1[2] \\ index1[1] = col1[0] = fk\_input[0] \ xor \ K1[1] \\ index1[0] = 0 \\ \end{array}
```


Finally the last 2 steps of the fk function.




2 Design

The Xilinx Vivado Software was used for the Design, Synthesis, Implementation and Pre/Post Synthesis Simulation. The board used is the ZedBoard Zynq Evaluation and Development Kit (xc7z020clg484-1).


2.1 Pre Synthesis Simulation




2.2 Post Synthesis Timing Simulation



2.3 Post Synthesis Functional Simulation





2.4 Hierarchical



2.5 Timings


The maximum delay of the circuit is $max_dalay = 12.103 + 2.761 = 14.864$ The maximum frequency of the design is $max_freq = 1/14.864$





2.6 Utilization

Resource	Utilization	Available	Utilization %
LUT	82	53200	0.15
FF	24	106400	0.02
Ю	99	200	49.50



3 Third Party Verification

A simple online S-DES calculator to verify the above outputs can be found here.