CS2100

TUTORIAL #5
MIPS PROCESSOR:
DATAPATH AND CONTROL

(PREPARED BY: AARON TAN)

From lecture slide:

Generating ALUControl Signal

Opcode	ALUop	Instruction Operation	Funct field	ALU action	ALU control
lw	00	load word	XXXXXX	add	0010
sw	00	store word	xxxxxx	add	0010
beq	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	10 0000	add	0010
R-type	10	subtract	10 0010	subtract	0110
R-type	10	AND	10 0100	AND	0000
R-type	10	OR	10 0101	OR	0001
R-type	10	set on less than	10 1010	set on less than	0111

Instruction Type	ALUop
lw/sw	00
beq	01
R-type	10

Function	ALUcontrol
AND	0000
OR	0001
add	0010
subtract	0110
slt	0111
NOR	1100

Generation of 2-bit **ALUop** signal will be discussed later

From lecture slide:

Design of ALU Control Unit (1/2)

• Input: 6-bit Funct field and 2-bit ALUop

ALUcontrol3 = 0

• Output: 4-bit ALUcontrol

ALUcontrol2 = ?

• Find the simplified expressions


ALUop0 + ALUop1· F1


	ALU	Jop		Funct Field (F[5:0] == Inst[5:0])					
	MSB	LSB	F5	F4	F3	F2	F1	F0	control
lw	0	0	Х	Х	Х	Х	Х	Х	0010
sw	0	0	Х	Х	Х	Х	Х	Х	0010
beq	øχ	1	X	X	Х	Х	Х	Х	0110
add	1	ØX	ΛX	ØΧ	0	0	0	0	0010
sub	1	ØX	A X	ØΧ	0	0	1	0	0110
and	1	ØX	ΛX	ØΧ	0	1	0	0	0000
or	1	ØX	1 X	ØΧ	0	1	0	1	0001
slt	1	øχ	ΛX	øχ	1	0	1	0	0111

From lecture slide:

Control Design: Outputs


	Po@Dot	ALUSrc	MemTo	Reg	Mem Mem Branch		AL	Jop	
	RegDst	ALUSIC	Reg	Write	Read	Write	Branch	op1	op0
R-type	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	Х	1	х	0	0	1	0	0	0
beq	X	0	х	0	0	0	1	0	1





Q1(ii)


Registers File				Al	.U	Data M	emory
RR1	RR2	WR	WD	Opr1	Opr2	Address	Write Data
\$1	\$3	\$3 or \$0	[\$1]-[\$3] or random value	[\$1]	[\$3]	[\$1] - [\$3]	[\$3]



RegDest	X
RegWrite	0
ALUSrc	0
MemRead	0
MemWrite	0
MemToReg	X
Branch	1
ALUop	01
ALUcontrol	0110


Q1(iii)


Registers File			Al	_U	Data M	emory	
RR1	RR2	WR	WD	Opr1	Opr2	Address	Write Data
\$20	\$5	\$25	[\$20] – [\$5]	[\$20]	[\$5]	[\$20] – [\$5]	[\$5]




RegDest	1
RegWrite	1
ALUSrc	0
MemRead	0
MemWrite	0
MemToReg	0
Branch	0
ALUop	10
ALUcontrol	0110

Critical Path Analysis








Duration = max(a,b,c)
Parallel





Critical path duration = 5 + 4 + 8 + 6 = 23











opcode rs rt rd shamt funct

R[rd] = R[rs] + R[rt]

Q3(a) add instruction

(i) One example where the incorrect processor still gives the right execution result.

Many possible answers.


Make RT = RD.


Example: add <u>\$t0</u>, \$t1, <u>\$t0</u>

(ii) One example where the incorrect processor gives the wrong execution result.

Example: add \$t0, \$t1, \$t2

\$t2 instead of \$t0 is picked as write register.





R[rt] = M[R[rs] + SignExtImm]

opcode rs rt immed

Q3(b) Iw instruction


(i) One example where the incorrect processor still gives the right execution result.


Make the first 5 bits of immediate value the same as the register number of RT.

Example: lw \$a0, 8192(\$t0)

(ii) One example where the incorrect processor gives the wrong execution result.

Anything other than (i).





Q3(c) beq instruction


(i) One example where the incorrect processor still gives the right execution result.

Anything will work, since error has no impact on branch instructions.

(ii) One example where the incorrect processor gives the wrong execution result.

None.

For your use.



END OF FILE