RISC-V REFERENCE

RISC-V Instruction Set

Core Instruction Formats

31 27 26 25	24 20	19	15	14	12	11	7	6	0	
funct7 rs2		rs1	fun	ct3	1	rd	opcode		R-type	
imm[11:	0]	rs1		fun	ct3	1	rd	opcode		I-type
imm[11:5]	rs2	rs1		fun	ct3	imm	1[4:0]	opcode		S-type
imm[12 10:5]	rs2	rs1	fun	ct3	imm[4:1 11]	opcode		B-type	
imm[31		:12]			rd		opcode		U-type	
imm[20 10:		11 19:12]			1	rd	opcode		J-type	

RV32I Base Integer Instructions

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)	Note
add	ADD	R	0110011	0x0	0x00	rd = rs1 + rs2	
sub	SUB	R	0110011	0x0	0x20	rd = rs1 - rs2	
xor	XOR	R	0110011	0x4	0x00	rd = rs1 ^ rs2	
or	OR	R	0110011	0x6	0x00	rd = rs1 rs2	
and	AND	R	0110011	0x7	0x00	rd = rs1 & rs2	
sll	Shift Left Logical	R	0110011	0x1	0x00	rd = rs1 << rs2	
srl	Shift Right Logical	R	0110011	0x5	0x00	rd = rs1 >> rs2	
sra	Shift Right Arith*	R	0110011	0x5	0x20	rd = rs1 >> rs2	msb-extends
slt	Set Less Than	R	0110011	0x2	0x00	rd = (rs1 < rs2)?1:0	
sltu	Set Less Than (U)	R	0110011	0x3	0x00	rd = (rs1 < rs2)?1:0	zero-extends
addi	ADD Immediate	I	0010011	0x0		rd = rs1 + imm	
xori	XOR Immediate	I	0010011	0x4		rd = rs1 ^ imm	
ori	OR Immediate	I	0010011	0x6		rd = rs1 imm	
andi	AND Immediate	I	0010011	0x7		rd = rs1 & imm	
slli	Shift Left Logical Imm	I	0010011	0x1	imm[5:11]=0x00	rd = rs1 << imm[0:4]	
srli	Shift Right Logical Imm	I	0010011	0x5	imm[5:11]=0x00	rd = rs1 >> imm[0:4]	
srai	Shift Right Arith Imm	I	0010011	0x5	imm[5:11]=0x20	rd = rs1 >> imm[0:4]	msb-extends
slti	Set Less Than Imm	I	0010011	0x2		rd = (rs1 < imm)?1:0	
sltiu	Set Less Than Imm (U)	I	0010011	0x3		rd = (rs1 < imm)?1:0	zero-extends
1b	Load Byte	I	0000011	0x0		rd = M[rs1+imm][0:7]	
lh	Load Half	I	0000011	0x1		rd = M[rs1+imm][0:15]	
lw	Load Word	I	0000011	0x2		rd = M[rs1+imm][0:31]	
1bu	Load Byte (U)	I	0000011	0x4		rd = M[rs1+imm][0:7]	zero-extends
lhu	Load Half (U)	I	0000011	0x5		rd = M[rs1+imm][0:15]	zero-extends
sb	Store Byte	S	0100011	0x0		M[rs1+imm][0:7] = rs2[0:7]	
sh	Store Half	S	0100011	0x1		M[rs1+imm][0:15] = rs2[0:15]	
SW	Store Word	S	0100011	0x2		M[rs1+imm][0:31] = rs2[0:31]	
beq	Branch ==	В	1100011	0x0		if(rs1 == rs2) PC += imm	
bne	Branch !=	В	1100011	0x1		if(rs1 != rs2) PC += imm	
blt	Branch <	В	1100011	0x4		if(rs1 < rs2) PC += imm	
bge	Branch ≥	В	1100011	0x5		if(rs1 >= rs2) PC += imm	
bltu	Branch < (U)	В	1100011	0x6		if(rs1 < rs2) PC += imm	zero-extends
bgeu	Branch \geq (U)	В	1100011	0x7		if(rs1 >= rs2) PC += imm	zero-extends
jal	Jump And Link	J	1101111			rd = PC+4; PC += imm	
jalr	Jump And Link Reg	I	1100111	0x0		rd = PC+4; PC = rs1 + imm	
lui	Load Upper Imm	U	0110111			rd = imm << 12	
auipc	Add Upper Imm to PC	U	0010111			rd = PC + (imm << 12)	
ecall	Environment Call	I	1110011	0x0	imm=0x0	Transfer control to OS	
ebreak	Environment Break	I	1110011	0x0	imm=0x1	Transfer control to debugger	

Standard Extensions

RV32M Multiply Extension

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)
mul	MUL	R	0110011	0x0	0x01	rd = (rs1 * rs2)[31:0]
mulh	MUL High	R	0110011	0x1	0x01	rd = (rs1 * rs2)[63:32]
mulsu	MUL High (S) (U)	R	0110011	0x2	0x01	rd = (rs1 * rs2)[63:32]
mulu	MUL High (U)	R	0110011	0x3	0x01	rd = (rs1 * rs2)[63:32]
div	DIV	R	0110011	0x4	0x01	rd = rs1 / rs2
divu	DIV (U)	R	0110011	0x5	0x01	rd = rs1 / rs2
rem	Remainder	R	0110011	0x6	0x01	rd = rs1 % rs2
remu	Remainder (U)	R	0110011	0x7	0x01	rd = rs1 % rs2

RV32A Atomic Extension

31	27 26 25	24	20 19)	15 14	12	11 7	6 0		
func	t5 aq rl	r	s2	rs1	fun	ıct3	rd	opcode		
5	1 1		5	5	3	3	5	7		
Inst	Name	FMT	Opcode	funct3	funct5	Des	scription (C)			
lr.w	Load Reserved	R	0101111	0x2	0x02	rd	= M[rs1], rese	rve M[rs1]		
SC.W	Store Conditional	R	0101111	0x2	0x03	if	(reserved) { M	[rs1] = rs2; rd = 0 }		
						else { rd = 1 }				
amoswap.w	Atomic Swap	R	0101111	0x2	0x01	rd = M[rs1]; swap(rd, rs2); M[rs1] =				
amoadd.w	Atomic ADD	R	0101111	0x2	0x00	rd	= M[rs1] + rs2	; M[rs1] = rd		
amoand.w	Atomic AND	R	0101111	0x2	0x0C	rd	= M[rs1] & rs2	; M[rs1] = rd		
amoor.w	Atomic OR	R	0101111	0x2	0x0A	rd	= M[rs1] rs2	; M[rs1] = rd		
amoxor.w	Atomix XOR	R	0101111	0x2	0x04	rd	= M[rs1] ^ rs2	; M[rs1] = rd		
amomax.w	Atomic MAX	R	0101111	0x2	0x14	rd = max(M[rs1], rs2); M[rs1] = rd				
amomin.w	Atomic MIN	R	0101111	0x2	0x10	rd	= min(M[rs1],	rs2); M[rs1] = rd		

RV32F / D Floating-Point Extensions

Inst	Name	FMT	Opcode	funct3	funct5	Description (C)
flw	Flt Load Word	*				rd = M[rs1 + imm]
fsw	Flt Store Word	*				M[rs1 + imm] = rs2
fmadd.s	Flt Fused Mul-Add	*				rd = rs1 * rs2 + rs3
fmsub.s	Flt Fused Mul-Sub	*				rd = rs1 * rs2 - rs3
fnmadd.s	Flt Neg Fused Mul-Add	*				rd = -rs1 * rs2 + rs3
fnmsub.s	Flt Neg Fused Mul-Sub	*				rd = -rs1 * rs2 - rs3
fadd.s	Flt Add	*				rd = rs1 + rs2
fsub.s	Flt Sub	*				rd = rs1 - rs2
fmul.s	Flt Mul	*				rd = rs1 * rs2
fdiv.s	Flt Div	*				rd = rs1 / rs2
fsqrt.s	Flt Square Root	*				rd = sqrt(rs1)
fsgnj.s	Flt Sign Injection	*				rd = abs(rs1) * sgn(rs2)
fsgnjn.s	Flt Sign Neg Injection	*				rd = abs(rs1) * -sgn(rs2)
fsgnjx.s	Flt Sign Xor Injection	*				rd = rs1 * sgn(rs2)
fmin.s	Flt Minimum	*				rd = min(rs1, rs2)
fmax.s	Flt Maximum	*				rd = max(rs1, rs2)
fcvt.s.w	Flt Conv from Sign Int	*				rd = (float) rs1
fcvt.s.wu	Flt Conv from Uns Int	*				rd = (float) rs1
fcvt.w.s	Flt Convert to Int	*				rd = (int32_t) rs1
fcvt.wu.s	Flt Convert to Int	*				rd = (uint32_t) rs1
fmv.x.w	Move Float to Int	*				rd = *((int*) &rs1)
fmv.w.x	Move Int to Float	*				rd = *((float*) &rs1)
feq.s	Float Equality	*				rd = (rs1 == rs2) ? 1 : 0
flt.s	Float Less Than	*				rd = (rs1 < rs2) ? 1 : 0
fle.s	Float Less / Equal	*				rd = (rs1 <= rs2) ? 1 : 0
fclass.s	Float Classify	*				rd = 09

RV32C Compressed Extension

15 14 13	12	11	10	9	8	7	6	5	4	3	2	1	0	
funct	4		rd	l/rs	1		rs2					О	p	CR-type
funct3	imm		l/rs	1		imm					О	p	CI-type	
funct3		iı	nm	n rs2							0	p	CSS-type	
funct3			i	mm	Į.		rd'					0	p	CIW-type
funct3	in	ım			rs1'		imı	m		rd'		О	p	CL-type
funct3	in	ım		rc	l'/rs	1'	imı	mm rs2'					p	CS-type
funct3	in	ım		rs1'			imm					0	p	CB-type
funct3		set						0	p	CJ-type				
														•

Inst	Name	FMT	OP	Funct	Description
c.lwsp	Load Word from SP	CI	10	010	lw rd, (4*imm)(sp)
c.swsp	Store Word to SP	CSS	10	110	sw rs2, (4*imm)(sp)
c.lw	Load Word	CL	00	010	lw rd', (4*imm)(rs1')
C.SW	Store Word	CS	00	110	sw rs1', (4*imm)(rs2')
c.j	Jump	CJ	01	101	jal x0, 2*offset
c.jal	Jump And Link	CJ	01	001	jal ra, 2*offset
c.jr	Jump Reg	CR	10	1000	jalr x0, rs1, 0
c.jalr	Jump And Link Reg	CR	10	1001	jalr ra, rs1, 0
c.beqz	Branch == 0	CB	01	110	beq rs', x0, 2*imm
c.bnez	Branch != 0	CB	01	111	bne rs', x0, 2*imm
c.li	Load Immediate	CI	01	010	addi rd, x0, imm
c.lui	Load Upper Imm	CI	01	011	lui rd, imm
c.addi	ADD Immediate	CI	01	000	addi rd, rd, imm
c.addi16sp	ADD Imm * 16 to SP	CI	01	011	addi sp, sp, 16*imm
c.addi4spn	ADD Imm * 4 + SP	CIW	00	000	addi rd', sp, 4*imm
c.slli	Shift Left Logical Imm	CI	10	000	slli rd, rd, imm
c.srli	Shift Right Logical Imm	CB	01	100x00	srli rd', rd', imm
c.srai	Shift Right Arith Imm	CB	01	100x01	srai rd', rd', imm
c.andi	AND Imm	CB	01	100x10	andi rd', rd', imm
c.mv	MoVe	CR	10	1000	add rd, x0, rs2
c.add	ADD	CR	10	1001	add rd, rd, rs2
c.and	AND	CS	01	10001111	and rd', rd', rs2'
c.or	OR	CS	01	10001110	or rd', rd', rs2'
c.xor	XOR	CS	01	10001101	xor rd', rd', rs2'
c.sub	SUB	CS	01	10001100	sub rd', rd', rs2'
c.nop	No OPeration	CI	01	000	addi x0, x0, 0
c.ebreak	Environment BREAK	CR	10	1001	ebreak

Pseudo Instructions

Pseudoinstruction	Base Instruction(s)	Meaning
la rd, symbol	<pre>auipc rd, symbol[31:12] addi rd, rd, symbol[11:0]</pre>	Load address
l{b h w d} rd, symbol	<pre>auipc rd, symbol[31:12] l{b h w d} rd, symbol[11:0](rd)</pre>	Load global
s{b h w d} rd, symbol, rt	<pre>auipc rt, symbol[31:12] s{b h w d} rd, symbol[11:0](rt)</pre>	Store global
fl{w d} rd, symbol, rt	auipc rt, symbol[31:12] fl{w d} rd, symbol[11:0](rt)	Floating-point load global
fs{w d} rd, symbol, rt	<pre>auipc rt, symbol[31:12] fs{w d} rd, symbol[11:0](rt)</pre>	Floating-point store global
nop	addi x0, x0, 0	No operation
li rd, immediate	Myriad sequences	Load immediate
mv rd, rs	addi rd, rs, 0	Copy register
not rd, rs	xori rd, rs, -1	One's complement
neg rd, rs	sub rd, x0, rs	Two's complement
negw rd, rs	subw rd, x0, rs	Two's complement word
sext.w rd, rs	addiw rd, rs, 0	Sign extend word
seqz rd, rs	sltiu rd, rs, 1	Set if = zero
		Set if \neq zero
snez rd, rs	sltu rd, x0, rs	Set if \neq zero
sltz rd, rs sgtz rd, rs	slt rd, rs, x0	Set if $<$ zero
	slt rd, x0, rs	
fmv.s rd, rs	fsgnj.s rd, rs, rs	Copy single-precision register
fabs.s rd, rs	fsgnjx.s rd, rs, rs	Single-precision absolute value
fneg.s rd, rs	fsgnjn.s rd, rs, rs	Single-precision negate
fmv.d rd, rs	fsgnj.d rd, rs, rs	Copy double-precision register
fabs.d rd, rs	fsgnjx.d rd, rs, rs	Double-precision absolute value
fneg.d rd, rs	fsgnjn.d rd, rs, rs	Double-precision negate
beqz rs, offset	beq rs, x0, offset	Branch if = zero
bnez rs, offset	bne rs, x0, offset	Branch if \neq zero
blez rs, offset	bge x0, rs, offset	Branch if \leq zero
bgez rs, offset	bge rs, x0, offset	Branch if \geq zero
bltz rs, offset	blt rs, x0, offset	Branch if $<$ zero
bgtz rs, offset	blt x0, rs, offset	Branch if > zero
bgt rs, rt, offset	blt rt, rs, offset	Branch if >
ble rs, rt, offset	bge rt, rs, offset	Branch if \leq
bgtu rs, rt, offset	bltu rt, rs, offset	Branch if $>$, unsigned
bleu rs, rt, offset	bgeu rt, rs, offset	Branch if \leq , unsigned
j offset	jal x0, offset	Jump
jal offset	jal x1, offset	Jump and link
jr rs	jalr x0, rs, 0	Jump register
jalr rs	jalr x1, rs, 0	Jump and link register
ret	jalr x0, x1, 0	Return from subroutine
11 -664	auipc x1, offset[31:12]	Call for arrow and arrows
call offset	jalr x1, x1, offset[11:0]	Call far-away subroutine
tail offset	auipc x6, offset[31:12] jalr x0, x6, offset[11:0]	Tail call far-away subroutine
fence	fence iorw, iorw	Fence on all memory and I/O
Torico	TOTAL TOTW, TOTW	Tence on an memory and 1/0

Registers

Register	ABI Name	Description	Saver
x0	zero	Zero constant	_
x1	ra	Return address	Callee
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	_
x4	tp	Thread pointer	_
x5-x7	t0-t2	Temporaries	Caller
x8	s0 / fp	Saved / frame pointer	Callee
x9	s1	Saved register	Callee
x10-x11	a0-a1	Fn args/return values	Caller
x12-x17	a2-a7	Fn args	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Caller
f0-7	ft0-7	FP temporaries	Caller
f8-9	fs0-1	FP saved registers	Callee
f10-11	fa0-1	FP args/return values	Caller
f12-17	fa2-7	FP args	Caller
f18-27	fs2-11	FP saved registers	Callee
f28-31	ft8-11	FP temporaries	Caller

Paco Intogor	Inct	ructio	ns: RV32I, RV	IGAT and	DV129T			RV Privileged	Instructions		
			RV32I Base		{64,128}		Catagori		RV mnemonic		
Category Name Loads Load Byte		LB		TKV	[04,120]		Category CSR Acc				
Load Halfword		LH	rd,rs1,imm rd,rs1,imm					omic Read & Set Bit			
Load Word		LW		L{D Q}	rd,rs1,	imm	ll	nic Read & Set Bit			
Load Byte Unsigned		LBU	rd,rs1,imm	חלח ה	IU,ISI,	1111111	Atoi		CSRRWI rd,csr,imm		
Load Byte Unsigned		LHU	rd,rs1,imm	L{W D}U	rd,rs1,	imm	Atomic	•	CSRRSI rd,csr,imm		
Stores Store Byte		SB	rs1,rs2,imm	H(W D)O	IU,ISI,	1111111			CSRRCI rd,csr,imm		
Store Halfword		SH	rs1,rs2,imm				Change				
Store Word		SW	rs1,rs2,imm	S{D Q}	rs1,rs2	imm	_	onment Breakpoint			
	-	-						•			
Shifts Shift Left		SLL	rd,rs1,rs2	SLL{W D}	rd,rs1,			Environment Return			
Shift Left Immediate	-	SLLI					_	direct to Superviso			
Shift Right		SRL	rd,rs1,rs2	SRL{W D}	rd,rs1,			t Trap to Hypervisor			
Shift Right Immediate		SRLI	rd,rs1,shamt	SRLI{W D}				r Trap to Supervisor			
Shift Right Arithmetic		SRA	rd,rs1,rs2	SRA{W D}	rd,rs1,			t Wait for Interrupt			
Shift Right Arith Imm		SRAI	rd,rs1,shamt	SRAI {W D}			MMU	Supervisor FENCE	SFENCE.VM rsl		
Arithmetic ADD		ADD	rd,rs1,rs2	ADD{W D}	rd,rs1,						
ADD Immediate		ADDI	rd,rs1,imm	ADDI{W D}							
SUBtract	t R	SUB	rd,rs1,rs2	SUB{W D}							
Load Upper Imm		LUI	rd,imm	Optio	nal Com	pres	sed (16-		n Extension: RVC		
Add Upper Imm to PC		AUIPC	rd,imm	Category	Name	Fmt		RVC	RVI equivalent		
Logical XOR		XOR	rd,rs1,rs2		oad Word	CL	C.LW	rd',rs1',imm	LW rd',rs1',imm*4		
XOR Immediate	e I	XORI	rd,rs1,imm	Load	d Word SP	CI	C.LWSP	rd,imm	LW rd,sp,imm*4		
OR	R	OR	rd,rs1,rs2	Lo	ad Double	CL	C.LD	rd',rs1',imm	LD rd',rs1',imm*8		
OR Immediate	e I	ORI	rd,rs1,imm	Load [Double SP	CI	C.LDSP	rd,imm	LD rd,sp,imm*8		
AND	R	AND	rd,rs1,rs2	L	oad Quad	CL	C.LQ	rd',rs1',imm	LQ rd',rs1',imm*16		
AND Immediate	e I	ANDI	rd,rs1,imm	Load	d Quad SP	CI	C.LQSP	rd,imm	LQ rd,sp,imm*16		
Compare Set <	R	SLT	rd,rs1,rs2	Stores St	ore Word	CS	C.SW	rs1',rs2',imm	SW rs1',rs2',imm*4		
Set < Immediate	e I	SLTI	rd,rs1,imm	Store	e Word SP	CSS	C.SWSP	rs2,imm	SW rs2,sp,imm*4		
Set < Unsigned	d R	SLTU	rd,rs1,rs2	Sto	re Double	CS	C.SD	rs1',rs2',imm	SD rs1',rs2',imm*8		
Set < Imm Unsigned	ı I	SLTIU	rd,rs1,imm	Store (Double SP	CSS	C.SDSP	rs2,imm	SD rs2,sp,imm*8		
Branches Branch =	SB	BEQ	rs1,rs2,imm	S ^t	tore Quad	CS	C.SQ	rs1',rs2',imm	SQ rs1',rs2',imm*16		
Branch ≠	± SB	BNE	rs1,rs2,imm		e Quad SP	CSS		rs2,imm	SQ rs2,sp,imm*16		
Branch <	< SB	BLT	rs1,rs2,imm	Arithmetic		CR	C.ADD	rd,rs1	ADD rd,rd,rs1		
Branch ≥	SB	BGE	rs1,rs2,imm		ADD Word	CR	C.ADDW	rd,rs1	ADDW rd,rd,imm		
Branch < Unsigned	SB	BLTU	rs1,rs2,imm	ADD I	mmediate	CI	C.ADDI	rd,imm	ADDI rd,rd,imm		
Branch ≥ Unsigned	d SB	BGEU	rs1,rs2,imm	ADD V	Nord Imm	CI	C.ADDIW	rd,imm	ADDIW rd,rd,imm		
Jump & Link J&L	_	JAL	rd,imm	ADD SP	Imm * 16	CI	C.ADDI16	SP x0,imm	ADDI sp,sp,imm*16		
Jump & Link Register	r UJ	JALR	rd,rs1,imm	ADD SF	P Imm * 4	CIW	C.ADDI4S	PN rd',imm	ADDI rd',sp,imm*4		
Synch Synch thread	I	FENCE	·	Load I	mmediate	CI	C.LI	rd,imm	ADDI rd,x0,imm		
Synch Instr & Data	a I	FENCE.	.I	Load U	pper Imm	CI	C.LUI	rd,imm	LUI rd,imm		
System System CALL	I	SCALL			MoVe		C.MV	rd,rs1	ADD rd,rs1,x0		
System BREAK	(I	SBREAR	К		SUB	CR	C.SUB	rd,rs1	SUB rd,rd,rs1		
Counters ReaD CYCLE	I	RDCYCI	LE rd	Shifts Shift	: Left Imm	CI	C.SLLI	rd,imm	SLLI rd,rd,imm		
ReaD CYCLE upper Hal	f I	RDCYCI	LEH rd	Branches	Branch=0	СВ	C.BEQZ	rs1',imm	BEQ rs1',x0,imm		
ReaD TIME	I	RDTIME	E rd		Branch≠0	CB	C.BNEZ	rs1',imm	BNE rs1',x0,imm		
ReaD TIME upper Hal	f I	RDTIME	EH rd	Jump	Jump	CJ	C.J	imm	JAL x0,imm		
ReaD INSTR RETired		RDINST	TRET rd	Jumi	p Register	CR	C.JR	rd,rs1	JALR x0,rs1,0		
ReaD INSTR upper Hal	f I	RDINST	TRETH rd	Jump & Li	nk J&L	CJ	C.JAL	imm	JAL ra,imm		
		•		Jump & Linl	k Register	CR	C.JALR	rs1	JALR ra,rs1,0		
				System En	ıv. BREAK	CI			EBREAK		
				<u> </u>				hit (DVC) Inches	I .		

32-bit Instruction Formats

	31	30	25	24 2	21	20	19		15	14	12	11 8	7		6	0	CR
R	fu	inct7		1	rs2			rs1	Т	funct3	П	r	d		opco	de	CI
Ι		imı	m[1]	L:0]				rs1		funct3		r	d		opco	de	CSS
S	imn	n[11:5]			rs2			rs1	Т	funct3	П	imm	[4:0]		opco	de	CIW
SB	imm[12]	imm[10:	5]	1	rs2			rs1	Т	funct3		imm[4:1]	imm	[11]	opco	ode	CL
U				imm[31:1	2]					T	r	d		opco	de	CS
UJ	imm[20]	imı	m[10):1]	in	nm[11]		imm	[19]):12]		r	d		opco	de	СВ
																	CJ

	10	-DIT (KVLI	Instr	uct	ION	-	ЭΓП	ıat	5				
	15 14 13	12	11 10			6	5	4	3	2	1	0		
	func	t4	ro	d/rs1	rs2		op							
, [funct3	imm	r	d/rs1			j	mm			op			
۱.	funct3		imm	ı			rs2		op					
7	funct3		j	mm			rd'	op						
	funct3	im	m	rs1'		im	m		rd'	op				
	funct3	im	m	rs1'		im	m	1	rs2'		0	p		
	funct3	off	set	rs1'		offset				op				
	funct3			jump					0	p				

RISC-V Integer Base (RV32I/64I/128I), privileged, and optional compressed extension (RVC). Registers x1-x31 and the pc are 32 bits wide in RV32I, 64 in RV64I, and 128 in RV128I (x0=0). RV64I/128I add 10 instructions for the wider formats. The RVI base of <50 classic integer RISC instructions is required. Every 16-bit RVC instruction matches an existing 32-bit RVI instruction. See risc.org.

Free & Open RISC-V Reference Card (riscv.org)

			<u> </u>					T
0.1	**			Multiply-Divide	Instruc			
Category	Name	Fmt	RV32M (Mul				54,128}	
Multiply	MULtiply	R	MUL	rd,rs1,rs2	MUL{W D	}	rd,rs1,rs2	
	MULtiply upper Half		MULH	rd,rs1,rs2				
	Ltiply Half Sign/Uns		MULHSU	rd,rs1,rs2				
Divide	tiply upper Half Uns		MULHU	rd,rs1,rs2	DTTTTT	,	nd mal mal	
Divide	DIVide Unsigned	R R	DIV	rd,rs1,rs2	DIV{W D	}	rd,rs1,rs2	
Remainde	DIVide Unsignedr REMainder	R	DIVU REM	rd,rs1,rs2 rd,rs1,rs2	REM{W D	1	rd,rs1,rs2	
	REMainder Unsigned	R	REMU	rd,rs1,rs2	REMU { W D	•		
- IN						J }	rd,rs1,rs2	
Category Name		Fmt	al Atomic Instru RV32A (III: KVA	± <i>D\/S</i> (64,128}	
Load	Load Reserved	R	LR.W	rd,rs1	LR.{D Q		rd,rs1	
Store	Store Conditional		SC.W	rd,rs1,rs2	SC.{D Q		rd,rs1,rs2	
Swap	SWAP	R	AMOSWAP.W	rd,rs1,rs2			rd,rs1,rs2	
Add	ADD	R	AMOADD.W	rd,rs1,rs2	AMOADD.		rd,rs1,rs2	
Logical	XOR		AMOXOR.W	rd,rs1,rs2	AMOXOR.		rd,rs1,rs2	
-	AND	R	AMOAND.W	rd,rs1,rs2	AMOAND.	• : -	rd,rs1,rs2	
	OR	R	AMOOR.W	rd,rs1,rs2	AMOOR. {		rd,rs1,rs2	
Min/Max	MINimum	R	AMOMIN.W	rd,rs1,rs2	AMOMIN.		rd,rs1,rs2	
1117, 11424	MAXimum	R	AMOMAX.W	rd,rs1,rs2	AMOMAX.		rd,rs1,rs2	
	MINimum Unsigned	R	AMOMINU.W	rd,rs1,rs2			rd,rs1,rs2	
	MAXimum Unsigned	R	AMOMAXU.W	rd,rs1,rs2			rd,rs1,rs2	
Three Optional Floating-Point Instruction Extens								
Category	Name	Fmt					54,128}	
Move	Move from Integer	R	FMV.{H S}.X	rd,rs1	FMV.{D		rd,rs1	
	Move to Integer	R	FMV.X.{H S}	rd,rs1	FMV.X.		rd,rs1	
Convert	Convert from Int	R	FCVT. {H S D Q}.	W rd,rs1	FCVT.{H			
Convert	t from Int Unsigned	R	FCVT. $\{H \mid S \mid D \mid Q\}$.	WU rd,rs1			{L T}U rd,rs1	
	Convert to Int	R	FCVT.W.{H S D Q)} rd,rs1	FCVT.{L	T}.{H	S D Q rd,rs1	
Conv	ert to Int Unsigned	R	FCVT.WU.{H S D	Q} rd,rs1	FCVT.{L	T}U.{I	H S D Q rd,rs1	
Load	Load	I	FL{W,D,Q}	rd,rs1,imm			RISC-V Callir	ng Convention
Store	Store	S	FS{W,D,Q}	rs1,rs2,imm	Register	ABI Nar	ne Saver	Description
Arithmetic		R		rd,rs1,rs2	x0	zero		Hard-wired zero
	SUBtract	R		rd,rs1,rs2	x1	ra	Caller	Return address
	MULtiply	R	FMUL. {S D Q}	rd,rs1,rs2	x2	sp	Callee	Stack pointer
	DIVide			rd,rs1,rs2	x3	дÞ		Global pointer
Na1 A J J	SQuare RooT			rd,rs1	x4	tp		Thread pointer
Mul-Add	Multiply-ADD	R		rd,rs1,rs2,rs3	x5-7	t0-2	Caller	Temporaries
Namaki	Multiply-SUBtract			rd,rs1,rs2,rs3	x8	s0/fp		Saved register/frame pointer
	e Multiply-SUBtract		FNMSUB. $\{S \mid D \mid Q\}$		x9	s1	Callee Caller	Saved register
Sign Injec	gative Multiply-ADD t SiGN source		FNMADD. $\{S \mid D \mid Q\}$ FSGNJ. $\{S \mid D \mid Q\}$		11	a0-1 a2-7		Function arguments/return values Function arguments
	egative SiGN source	R	FSGNJN. $\{S D Q\}$		x12-17 x18-27	s2-11		Saved registers
ive	Xor SiGN source		FSGNJX. $\{S D Q\}$		x18-27 x28-31	t3-t6		Temporaries
Min/Max	MINimum			rd,rs1,rs2	f0-7	ft0-7		FP temporaries
1111,11431	MAXimum			rd,rs1,rs2	f8-9	fs0-1		FP saved registers
Compare	Compare Float =			rd,rs1,rs2	f10-11	fa0-1		FP arguments/return values
	Compare Float <		7 1 1 7	rd,rs1,rs2	f12-17	fa2-7		FP arguments
	Compare Float ≤	R		rd,rs1,rs2	f18-27	fs2-11		FP saved registers
Categoriza	ation Classify Type	R	FCLASS. {S D Q}		f28-31	ft8-11		FP temporaries
	tion Read Status	R	FRCSR	rd	-20 01	1 - 0 0 1 1		
_	ead Rounding Mode			rd				
	Read Flags		FRFLAGS	rd				
	Swap Status Reg			rd,rs1				
Sv	wap Rounding Mode			rd,rs1				
	Swap Flags			rd,rs1				
Swap R	ounding Mode Imm			rd,imm				
	Swap Flags Imm			rd,imm				
				•				

RISC-V calling convention and five optional extensions: 10 multiply-divide instructions (RV32M); 11 optional atomic instructions (RV32A); and 25 floating-point instructions each for single-, double-, and quadruple-precision (RV32F, RV32D, RV32Q). The latter add registers f0-f31, whose width matches the widest precision, and a floating-point control and status register fcsr. Each larger address adds some instructions: 4 for RVM, 11 for RVA, and 6 each for RVF/D/Q. Using regex notation, {} means set, so L{D|Q} is both LD and LQ. See risc.org. (8/21/15 revision)