

<p>██████: hiding the complexity of the design.</p> <p>1</p>	<p>The ██████ realises the data operations required by the FSM.</p> <p>2</p>
<p>The ██████ issues signals to control the operation of the datapath.</p> <p>3</p>	<p>A Reduced Instruction Set Computer (RISC) has three instruction types. What are they, and in brief what do they do? Hint: Stump is a RISC computer</p> <p>4</p>
<p>You use bit ██████ to determine whether an instruction is Type 1 or 2.</p> <p>5</p>	<p>Shifter operations are applied to the ██████ register in ██████ operations.</p> <p>6</p>
<p>In Verilog, there are four options for a bit to be. 0, 1, X and Z. In brief, what does each one mean?</p> <p>7</p>	<p>What type of circuits do you associate the use of i) blocking statements, and ii) non-blocking statements in Verilog code?</p> <p>8</p>

The datapath realises the data operations required by the FSM.

Abstraction: hiding the complexity of the design.

2

1

Register to Register: Instructions that perform operations on values inside of registers.

Load/Store: The only operations that will be on memory.

Branch: Operations that change the value of the PC depending on a certain condition.

The control issues signals to control the operation of the datapath.

4

3

Shifter operations are applied to the srcA register in type 1 operations.

You use bit 12 to determine whether an instruction is Type 1 or 2.

6

5

Blocking statements use =, and are associated with combinatorial logic and execute one at a time.

Non-blocking statements use <=, and are associated with sequential systems that use a clock and actions are executed concurrently.

1 and 0 are True and False respectively.

A value of X is unknown logic.

A value of Z would be high impedance.

8

7

Do you have to use the default case in Verilog? When would you use it?

9

*What is the difference between a Verilog **task** and a Verilog **function**?*

10

*Where would you locate a **task** or **function** in your Verilog code?*

11

Why does Stump's R0 exist? Give some examples illustrating its use.

12

What is a load/store architecture?

13

How can pipelining accelerate performance of a processing system?

14

A task can change any number of outputs whereas a function can update only one.

10

Not necessarily. It is useful to cover cases not listed in the case statement, trapping any invalid states you shouldn't be in.

9

Allows you to enable further operations to be implemented that are not part of the ISA.

- *MOV: ADD R3, R2, R0*
- *NOP: ADD R0, R0, R0*
- *CMP: SUBS R0, R3, R4*

12

It needs to be within the module but outside any always/initial blocks.

11

By introducing parallelism at a small cost. It allows more instruction throughput at a given clock rate than would traditionally be possible.

14

Data within registers will only be operated on, with results being written back to registers. LD/ST operations will be included for memory operations.

13